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Sommario
Lo scopo di questa tesi è l’analisi e la progettazione di due riferimenti di tensione bandgap ad alta precisione e
basso consumo, utilizzando una tecnologia economica. Il punto di partenza è lo studio di riferimenti di tensione
simili, già progettati, implementati e testati. Durante la fase di progettazione ogni singolo stadio viene analizzato,
ottimizzato e confrontando con altre possibili soluzioni, con lo scopo di ottenere la soluzione migliore. Vengono
inoltre esaminati anche gli effetti del processo e del mismatch, per valutare la robustezza dei riferimenti di tensione
progettati. Per migliorare la loro precisione vengono inoltre progettate due reti di trimming, la cui verifica viene
ottenuta mediante un nuovo algoritmo.
ix




Voltage references are essential to the accuracy and performance of analog systems. They are used in a lot of
analog circuits for signal processing, such as, analog to digital or digital to analog converters, smart sensors and
linear regulators. Of all the types of references, only bandgap references are suited to operate at a very low supply
voltages. They can be used in order to have a precisly regulated supply. In addition, voltage references are needed
in the design of products which must be accurate such as: voltmeters, ohmmeters and ammeters. Diodes, current
mirrors and current references comprise the necessary building blocks used in the synthesis of the most voltage
reference topologies.
A voltage reference can be categorized into different performance levels: zero-order, first-order, second order
and nonlinear order.
The zero-reference is the most simple: this type of reference is typically not temperature-compensated. In other
words there is no effort on the part of the designer to improve the precision of the given voltage, which could be
derived from a Zener or a forward-biased diode.
First-order references instead are temperature-compensated at the first-order term of the polynomial relation-
ship with respect to temperature. In order to compensate the first-order term (or higher-order terms) a Taylor-series
expansion of the voltage can be useful.
Second-order references among compensating the first-order terms attempt to cancel aprroximately the nonlin-
ear component of the temperature-dependent voltage, leaving only third-order and higher-order components.
1.2 Zero-order reference
1.2.1 Forward-biased diode references
The most basic method to generate a voltage reference is to force a current through a p-n junction. It can be also
replaced by a junction field-effect transtor (JFET) in order to optimize area and current overhead.
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Figure 1.1: Diode voltage reference
Forward-biased diode references are very simple structures, however, their accuracy performance is degraded
if the input voltage changes. The biasing current of the diode, in fact, changes with input voltage variations: in this
way, also the output voltage changes.
1.2.2 Zener references
Another simple and cheap voltage reference is the zener diode reference. It is a diode, which operates in the reverse-
bias region, where current begins to flow at a set voltage and increases dramatically as the voltage increases. If the
current is forced to flow into the cathode, the diode goes into the reverse-breakdown region. In order to use it as a
reference, a constant current has to be provided. This is achieved with a resistor from a higher supply voltage.
Figure 1.2: Zener voltage reference
One feature of zener diodes is that in the operating region of 6V, the zener becomes very stiff against current
changes and simultaneously achieves a zero temperature coefficient. Zener references are somewhat difficult to
use: the voltage tolerance is poor, they are noisy, the zener voltage depends on current and temperature. Moreover,
in a lot of low voltage application, Zener Diodes can not be used because of their high operating voltages.
1.3 Bandgap reference
The other popular voltage reference is the bandgap reference. Bandgap references are more accurate and more
suitable for low voltage operation than Zener diodes. A bandgap voltage reference is a temperature independent
voltage reference circuit widely used in integrated circuits. Usually it has an output voltage around 1.2 V, close to
the theoretical bandgap voltage of silicon at 0K. This reference involves the creation of a voltage with a positive
temperature coefficient and of a voltage with negative temperature coefficient. The voltages have opposite temper-
ature coefficients, so when they are summed together, the resulting voltage has a zero temperature coefficient. This
concept was first published by David Hibiber in 1964, Paul Brokaw [1] and Bob Widlar [14].
1.3.1 First-order reference
The first-order compensation is obtained by summing a proportional-to-absolute-temperature (PTAT) voltage and
a complementary-to-absolute-temperature (CTAT) voltage. PTAT voltage has a positive temperature coefficient,
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while CTAT voltage has a negative temperature coefficient. PTAT voltage increases linearly with temperature: in
this way it can efficiently cancel the effects of the negative linear temperature dependence of the CTAT voltage.
Figure 1.3: First-order bandgap reference
CTAT voltage is obtained by forcing a current through a base-emitter junction (diode voltage). Base-emitter











VG0 is the bandgap voltage at 0°K, T is the absolute temperature, TR = 338°K is a reference temperature,
VBE(TR) is the voltage across the base-emitter junction at temperature TR, η is a temperature-indipendent and
process dipendent constant and x refers to the temperature dependence of the current forced through the base-
emitter junction.
First-order bandgap voltage references compensate the linear component of CTAT voltage, but ineffectively
compensate the nonlinear component of the CTAT voltage: in this way VBG still shows the effects of the logarithmic
behaviour of the diode voltage.
Figure 1.4: First-order bandgap output voltage VBG
1.3.2 Second-order reference
In addition to the first-order terms compensation, curvature-corrected bandgap references attempt to approximately
cancel also the nonlinear component of the base-emitter voltage [11]. The classical method for this kind of com-
pensation is by the addition of a squared PTAT term (PTAT 2) to the output voltage relation of first-order bandgap
reference.
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The idea is to compensate the negative temperature dependence of the logarithmic term in base-emitter voltage
with a positive parabolic term:
Figure 1.5: Squared PTAT curvature-correction
As a result, the first half of the temperature range exhibits the curvature of a first-order bandgap reference. The
squared PTAT voltage term becomes considerably large as the temperature increases. This behaviour is used in
order to cancel the increasingly negative temperature dependance of base-emitter voltage at higher temperatures.
Figure 1.6: Squared PTAT curvature-correction bandgap output voltage
1.3.3 The nonlinear reference: Diode Loop
The squared PTAT curvature-correction method is not the only technique used to cancel the higher-order terms
of the diode voltage [6, 11] . The curvature-correcting component of a high-order bandgap reference can also be
effectively generated through the use of different temperature-dependent currents and a diode voltage loop. In this
way it is possible to generate a nonlinear voltage VNL with a logarithmic behaviour.
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Figure 1.7: Nonlinear curvature-correction reference
The nonlinear temperature dependence of voltage VNL is designed to cancel the effects of the higher-order compo-
nents introduced by the base-emitter voltage.
Figure 1.8: Nonlinear curvature-correction bandgap output voltage
1.4 The diode loop spt6
The work [16] focused on studying the different implementations of sub-bandgap structures and all the related
source of errors, exploiting the structures of a diode loop. The nonlinear bandgap voltage reference has been de-
signed, tested and implemented on silicon in order to evaluate its strenght and its weakness. The experimental
results has been compared with the Cadence simulations in order to verify the specifications like the current con-
sumption, the precision over the temperature range and the stability of the voltage reference in different operational
conditions.
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Figure 1.9: Diode Loop of spt6
The aim of the following chapters is to design a new first-order and a new diode loop using a different cheaper
technology, trying to retain two accurate and stable bandgap voltage references.
Figure 1.10: Simulation of bandgap output voltage references [16]
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Figure 1.11: Experimental points of a Diode Loop
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Chapter 2
FIRST ORDER VOLTAGE REFERENCE
2.1 First-order compensation
An ideal voltage reference should provide a constant output voltage that is independent of temperature, power
supply voltage and line noise. Precision voltage reference are always in great demand in many applications as
power converters: to achieve this precision high-order temperature compensation techniques are used. In order to
implement these advanced compensation techniques with great accuracy, it is necessary to have a good knowledge
of the technological devices used and a good knowledge of their strenghts and weaknesses. It is necessary to get
an accurate bandgap voltage reference, a low current consumption and low voltage supply.
The simplest bandgap voltage reference is a first-order compensated. The principle of the circuit is shown in
fig. 2.1
Table 2.1: Current mode topology
The reference described in fig. 2.1 uses a current mode topology: a current mode output stage is obtained by
summing temperature-dependent currents into a resistor. Currents must be generated from a certain voltage over a
resistance:
9
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a current is generated by a PTAT voltage (“Proportional to absolute temperature”) and a current is generated by
a CTAT voltage (“Complementary to absolute temperature”).
The generated current are summed into a load resistor, in this way they have a low sensitivity to the temperature
coefficient of resistors. This happens because the transfer function between the voltage that generated that current
and its effect on the output voltage is a resistor ratio. If the resistor behave similarly over temperature the ratio of
resistor will be temperature independent. The resulting voltage is, to the first order, independent of temperature.
Figure 2.1: Ideal first-order compensation
CTAT current is generated starting from a base emitter voltage of a BJT, while PTAT current is generated with
different circuits. The simplest circuit that implements a PTAT current generator is shown in fig. 2.2
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Figure 2.2: PTAT current generator
In the circuit of fig. 2.2 it is possible to identify:
• a current mirror with unity gain current;
• a Kirchhoff Voltage Loop (T1-T2);
referring to the Kirchhoff Voltage Loop, it is possible to write:
VBE1 −VBE2 − IOUT RPTAT = 0 (2.1)
The relation between the collector current and the voltage of a BJT can be written as











q is the electron charge, kB is the Boltzmann 1.38065×10−23JK−1.








where Ae rappresents the base-emitter junction area, n2i rappresents the intrinsic carriers concentration,
¯D(T )
rappresents the effective minor constant diffusion in the base, Wb rappresents the effective width of the base and Nb
is the total number of doping atoms per unit area in base.
If the collector currents of T1 and T2 are equal IC1 = IC2, it is possible to write the following equations:






















where Q = Ae2
Ae1
The simple circuit that implements a CTAT current generator is shown in fig. 2.3
Figure 2.3: CTAT current generator
The temperature characteristics of VBE are studied extensively by [12]. This work suggests that the analytical











VG0 is the bandgap voltage at 0°K, T is the absolute temperature, TR = 338°K the chosen reference temperature,
VBE(TR) is the voltage across the base-emitter junction at temperature TR, η is a temperature-indipendent and
process dipendent constant ranging from 3.6 and 4.5 and x refers to the temperature dependence of the current
forced through the base-emitter junction (x is 0 for a constant temperature current and equals 1 for PTAT current,
i.e a proportional to absolute temperature current) [11].
To design a first order compensated bandgap voltage reference we assume that the current forced through base-























In order to obtain the badgap output voltage we sum the PTAT current with the CTAT current throgh a resistance
ROUT :
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To have the first-order compensation the linear part of VBG has to be zero at T = TR. Our output voltage VBG


































2.2 Evaluation of η and VG0
As we have seen in the previous section it is necessary to know the correct value of VG0 and η to get the correct
value of RCTAT .
Measurements of the energy gap of several semiconductors versus temperature have been published by several





For silicon, the values for the constants in the equations are, according to [12], α = 7.021× 10−4V/K and
β = 1108K. VG0 is given in [13] as 1.1557, but as stated there, it should be corrected by the dissociation energy of
the exciton, which at the time had not been accurately measured; using the values reported in [12] for the evaluation,
it is possible to get VG0 = 1.1704. In a later work 2.12 has been compared to other results and it was suggested that
the constants in it should insted have the values α = 4.73×10−4V/K, β = 636K and VG0 = 1.170V .
In [12] Y. P. Tsividis suggests that VG(T ) for 150K < T < 300K can be described by the following empirical
equation:
VG(T ) = a−bT − cT
2 (2.13)




Now we will describe a method to evaluate directly VG0 and η from experimental data obtained with Cadence
[8].
J. W. Sloboom and H. C. de Graff [8] in 1976 found this equation to describe the collector current of a BJT as
a function of VBE , VG0 and T .
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In order to obtain 2.14, it is necessary to start from 2.3 and write n2i and D¯ as a function of absolute temperature
[11]:
D¯ = f (T ) =Vt µ¯ =VtBT
−n






µ¯ represents the average mobility for minority carries in the base, while A, B and n are temperature independent
constants.
















Substitute eq. 2.16 in eq. 2.2, it is possible to get eq. 2.14.
In [8] the method to determine η and VG0 is shown for a temperature independent constant collector current
Ic(T ) = I. This method can be analyzed and then it will adjust for a PTAT current.
Equation 2.14 contains three independent parameters: VG0, η and C; therefore VBE has to be measured at least
three differente temperatures T1, T2 and T3.









































The theoretical circuit used to find the values to solve 2.17 is drawn in 2.4. The goal is to find for a BJT the
values of VBE (and in the next step the values of IC too) when it is biased with a known current. However, using eq.
2.4 base currents gives an error.
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Figure 2.4: Theoretical circuit to evaluate VG0 and η
Analyzing the circuit and the the base currents, it is possible to observe that the real collector current of T is a
bit different from the current IX :











For a temperature independent constant collector current Ic(T ) = I = 1µA, a base current IBASE(T = 27°C) =
9.477nA, at room temperature, is found.
Figure 2.5: Base current for 2.4
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It is also possible to evaluate also ln(IX − IBASE) (magenta) and ln(IX)(blue) with IX = I = 1µA.
Figure 2.6: ln(IX − IBASE)(magenta) and ln(IX)(blu)
In order to avoid this error due to base currents it is better to use the scheme in 2.7. In this case the base current
is delvered by an ideal amplifier (realized with the Cadence E-gain block).
Figure 2.7: Circuit used to get “experimental” values with Cadence
Cadence can be used in order to to get “experimental” values (I = 1µA)
T1 =−40°C T2 = 27°C T3 = 65°C
VBE(T1) = 788.586mV VBE(T2) = 664.073mV VBE(T3) = 590.766mV
It is possible to calculate the paramters: η = 4.514 VG0 = 1.1189V
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Figure 2.8: VBE for a temperature-independent IC






































Cadence will give the “experimental” values. In this case, it is necessary to measure also the collector current
at the three different temperatures:
T1 =−40°C T2 = 27°C T3 = 65°C
VBE(T1) = 782.707mV VBE(T2) = 663.234mV VBE(T3) = 593.385mV
IC1 = IC(T1) = 747.121nA IC2 = IC(T2) = 968.221nA IC3 = IC(T3) = 1093.621nA
Figure 2.9: VBE for a PTAT IC
It is possible to calculate the parameters: η = 4.504 VG0 = 1.1191V
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2.3 PTAT stage
2.3.1 Ideal schematic
In order to design a first-order compensated voltage reference, the first brick to build is the PTAT stage. PTAT
current is a “proportional to absolute temperature” current. If the absolute temperature grows up, PTAT current
follows it linearly. If the goal is to design a first order voltage reference, it is necessary to design an accurate
PTAT stage. The choice of the components of PTAT stage influences the precision and the current consumption of
bandgap voltage generator. PTAT stage needs a feedback loop to control the bias point and so it is interesting to
evaluate the different architectures of PTAT stages, analysing their features. The analysis will start with an ideal
schematic to implement fig. 2.2: in order to have a perfect mirror ratio, the current mirrors are realized with a
CCCS (current control current source).
The realization of an ideal PTAT stage is shown in the following figures:
Figure 2.10: PTAT stage: ideal schematic
The ideal current mirror is implemented with two ideal current generators.





Q rappresents the ratio between the emitter area of the two BJT. At room temperature (300°K) Vt = 25.9mV ,
moreover Ae2 = 10Ae1 and Q = 10.
As previously stated PTAT stage needs a feedack loop to control the bias point. It is fundamental to use a
second circuit in order to force the currents of the circuit to be equal. In order to realize this feedback loop it is
necessary to use an error amplifier. The feedback loop can be designed with different architectures using mosfet or
BJT.
The goal is to get an accurate and low voltage PTAT stage. In order to evaluate the robustness of the circuit it
is necessary to evaluate:
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• the current mismatch of the real current mirrors;
• the headroom and the current cunsumption of transitors;
• the influence of the temperature dependend base currents and base-emitter voltage (if BJT are used to imple-
ment current mirrors);
• the stabilty at all the temperatures to avoid the circuit from oscillating.
2.3.2 Real PTAT stage with BJT: first architecture
It is possible to design three different PTAT stages with three different feedback loops to implement the ideal
schematic. During the analysis the performances of all the realization will be compared and finally the best solution
will be choosen. The first architecture will use BJT to implement feedback loops and current mirrors: BJT have a
good matching in this technology .
Figure 2.11: First PTAT stage with feedback loop
In this case we realize the feedback loop in order to regulate the bias point with a npn BJT (T4) and with a pnp
BJT (T5). T4 sense the error current while T5 pnp force the correct bias point: IIN = IOUT and IIN = ICT1 .
It is possible to analyze the qualitative behaviour of PTAT loop by applying a small AC signal to the circuit.
This small AC signal is superimposed on the circuit containing a large signal and it perturbs the voltages and the
currents by small values around the correct bias point. In this way it is possible to evaluate the effect of a small
signal perturbation iin on the loop superimposed to the large signal IIN (i.e. Iin = IIN + iin).
If iin > icT1 the error current ie = iin− icT1 > 0 is sunk by the base of T4. The base current (ibT4), the collector
current (icT4) and the base-emitter voltage (vbeT4) of T4 will icrease, pulling-down node A. This effect will increase
icT5and icT2 , so node B will pull-up. In this way vbeT0 , icT0and icT1 will increase.
If iin < icT1 the error current ie = iin− icT1 < 0 is pushed by the base of T4. Base current (ibT4), the collector
current (icT4) and the base-emitter voltage (vbeT4) of T4 will reduce, while node A will pull-up by T5. This effect
will reduce icT5and icT2 , while node B will pull-down by T0. In this way vbeT0 , icT0and icT1 will reduce.
Analyzing this solution it is possible to observe that the DC PTAT current (IPTAT ) has a strange behaviour:
PTAT current decreases at high temperatures.
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Figure 2.12: PTAT current decreases at high temperaures
This behaviour of PTAT current can be explained by observing base-emitter voltage of T4:
Figure 2.13: VBE decreases at high temperatures
VBE decreases at high temperatures and so T1 hasn’t enough headroom. In order to avoid this behaviour, it is
possible to degenerate with a resistance (RDEG) the emitter of T4 fig. (2.14): in this way a higher voltage drops at
high temperatures.
BJT have a good marching in this technology, however they introduce errors with parasitic temperature-
dependend base currents. Analyzing the circuit of fig. (2.14), it is possible to see that the DC collector currents of




ICT3 − ICT4 = IPTAT − IB
ICT2 − ICT0 − IBT1 = IPTAT −2IB
(2.22)
It is necessary to compensate the errors due to base currents: our PTAT current has to be as much accurate as
possible. It is necessary to design the BJT feedback loop,in order to improve the precision of the stage.
The current absorbed by base of T4 has to be equal to the sum of base currents absorbed by T0 and T1:
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IBT4 = IBT0 + IBT1 (2.23)
Base current can be written as a function of collector current and current gain, i.e. IB = f (IC,β ) =
IC
β . In order
to get eq.(2.23), it is necessary to satisfy the following equation for collector currents:
ICT4 = 2ICT1 = 2ICT0 (2.24)
In order to reach the purpose of improving the precision of PTAT feedback loop, the area of base-emitter
junction of T5 has to be changed: collector current of T4 is the collector current of T3 mirrored by T5. In order to
satisfy eq. (2.23), it is necessary to set AeT5 = 2AeT3 = 2AeT2 .
Figure 2.14: Degeneration with resistance of emitter of T4 to avoid low drop voltage at hig temperatures
Figure 2.15: Mismatch collector current (ICT3 − ICT2) after balancing base currents
It is also interesting to investigate the effects of process tolerance and device mismatch, i.e. random variations
of physical quantities of technolgical devices which should be nominally equal. Device parameter variations can
limit the accuracy the reference voltage design can achieve, hence they need careful attention. Current-mirror
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mismatch, followed by VBE spread, package shift and resistor mismatch are the most important sources of random
errors in bandgap reference circuits.
The errors due to current-mirror mismatch is originated by the deviation in the ratio of current mirrors. This
deviation may be originated by various factors, like W/L mismatch, threshold voltage mismatch, lambda effects of
MOS devices and area mismatch of bipolar devices. The spread in the base-emitter voltage of bipolar transitor is
a considerable source of error and it is critical because it directly translates to an error in the bandgap reference
voltage. Package shift is a post-package error that can only be effectly eliminated by post-package trimming
techniques. Process variations can give a large deviation of resitors values (often as large as 20%): this variation
changes the PTAT current flowing in the circuit.
Variation of the parameters are described by gaussian random variables and the impact of these random param-
eter variations on circuit behaviour can be studied with Monte Carlo simulation by analyzing a large set of circuit
realisation with randomly varied devices. The tool generates a specified number of modified netlists with randomly
varied device characteristics. Each circuit device is modified according to a mismatch model for the device type.
All netlists are simulated and their results are collected: these results reflect the behaviour of a circuit to mismatch
and process errors.
Referring to fig. (2.14), it is possible to evaluate (at room temperaure T = 27°C ) the statistical distribution of
PTAT current through a RPH = 380KΩ (i.e. the distribution of a PTAT voltage).
Figure 2.16: Montecarlo Analysis of the first architecture PTAT stage µ¯ = 36.23V ×10−2 σ = 2.21×10−2
2.3.3 Real PTAT stage with BJT: second architecture
It is possible to design an other PTAT stage with a similar feedback loop the get the correct bias point.
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Figure 2.17: Second PTAT stage with a different feedback loop
In this architecture, a pnp BJT (T9) is used to sense the error current and a npn (T10) is used to mirror a current
proportional to the sensed error. The feedback loop has to force the correct bias point: IIN = IOUT and ICT2 = IOUT .
It is possible to analyze the qualitative behaviour of PTAT loop by applying a small AC signal to the circuit.
This small AC signal is superimposed on the bias point. In this way it is possible to evaluate the effect of a small
signal perturbation iin on the loop superimposed to the large signal IIN (i.e. Iin = IIN + iin).
If icT2 > iout the error current ie = icT2− iout > 0 is sunk by the base of T9 and this effect will reduce the collector
current of T9 (icT9) and its vbe. Node D will pull-down by T10, so vbe of T10 and collector current of T1, icT1 , will
reduce. In this way node C will pull-up by T3, reducing vbeT3 , icT3and icT2 .
If icT2 < iout the error current ie = icT2 − iout < 0 is pushed by the base of T9 and this effect will increase the
collector current of T9 (icT9) and its vbe. Node D will pull-up by T9, so vbe of T10 and collector current of T1, icT1 ,
will increase. In this way node C will pull-down by T1, icreasing vbeT3 , icT3and icT2 .
The precision of this stage can be also improved with the compensation of the current mismatch due to base
currents: in order to minimize the current mismatch it is possible to change the dimension of T10.




ICT3 + IBT3 + IBT2 = IPTAT +2IB
ICT2 + IBT9 = IPTAT + IB
(2.25)
In order to get ICT0 = ICT1 , it is necessary that IBT9 = IBT3 + IBT2 , i.e. the base current of T9 has to be equal to
the sum of base currents of T3 and T2. If the base currents are similar (i.e. IBT3 ≃ IBT2), in order to improve the
precision of PTAT loop it is necessary to satisfy the following equation:
IBT9 = 2IBT3 (2.26)







ICT9 is the collector current of T3 mirrored by T1-T10; in order to satisfy (2.27) it is necessary that AeT10 = 2AeT1 .
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Figure 2.18: Collector currents mismatch (ICT3 − ICT2) after base current compensation
Now it is possible to compare the two architectures with Montecarlo Analysis: in this way, the effects of process
and mismatch are evaluated by observing the spread at 65°C of PTAT current, through a resistance of 340KΩ.
Figure 2.19: Montecarlo Analysis of the second architecture PTAT stage µ¯ = 36.71V ×10−2 σ = 2.06×10−2
The two PTAT stage have a very similar architecture, however the second is better because the Montecarlo
resulting distribution is narrower.
Moreover it is possible to compare the precision of the generated PTAT voltage: it is possible to compare the
PTAT voltage generated by the first architecture and the PTAT voltage generated by the second architecture with
an ideal PTAT voltage generated by Matlab. referring to fig. (2.20) “first Vptat” rappresents the PTAT voltage gen-
erated by the first achitecture, “second Vptat” rappresents the PTAT voltage generated by the second architecture,
while “ideal Vptat” rappresents the PTAT voltage generated by Matlab.
The PTAT voltages are generated by the PTAT currents across a resistance RP (RP = 340kΩ) :
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A rario of resistances will be temperature independent: in this way it is possible to evaluate also the derivative









Figure 2.20: Comparison of different PTAT voltage
Figure 2.21: Comparison of the derivate of PTAT voltage
Fig. (2.20) and fig. (2.21) show that the PTAT voltage generated by the second architecture is closer to the ideal
PTAT voltage. Fig. (2.21) shows that real PTAT voltage rises up very quickly if T > 120°C: this is due to the leakage.
2.3.4 Real PTAT stage with BJT: third architecture
In [13] is described a new schematic to implement PTAT stage fig. 2.22. In this case a different structure to obtain
PTAT current is used. The core of this architecture is the KVL, formed by T0-RPTAT -T1:
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VBET0 −VBET1 = IPTAT RPTAT (2.30)
Figure 2.22: Third solution
The PTAT current is mirrored with npn current mirror T1-T2. A feedback loop is necessary to force the correct
bias point ICT5 = IOUT . It is possible to implement this feeback loop, as in the previous architecture: with T4 senses
the error (IE = ICT5 − IOUT ) ,while T3 mirrors a current proportional to the sensed error.
It is possible to analyze the qualitative behaviour of PTAT loop by applying a small AC signal to the circuit.
This small AC signal is superimposed on the bias point. In this way it is possible to evaluate the effect of a small
signal perturbation icT5 on the loop superimposed to the large signal ICT5 (i.e. IcT5 = ICT5 + icT5).
If icT5 > iout the error current ie = icT5 − iout > 0 is sunk by the base of T4 and this effect will decrease the base
current of T4 (ibT4), its collector current (icT4) and its base-emitter voltage (vbeT4). Node F will pull-down by T4, so
base-emitter voltage of T3, (vbeT3) and collector current of T0, icT0 , will decrease. In this way node E will pull-up
by T6, decreasing vbeT6 , icT6and icT5 .
If icT5 < iout the error current ie = icT5− iout < 0 is pushed by the base of T4 and this effect will increase the base
current of T4 (ibT4), its collector current (icT4) and its base-emitter voltage (vbeT4). Node F will pull-up by T4, so
base-emitter voltage of T3 (vbeT3) and collector current of T0, icT0 , will increase. In this way node E will pull-down
by T0, icreasing vbeT6 , icT6and icT5 .
In order to improve the precision of the architecture, it is also possible to compensate the errors due to base
currents. By analyzing the architecture, it is possible to observe that feedback loop force ICT5 = IOUT and current
mirror T6-T5 force ICT5 ≃ ICT6 , howeverIOUT 6= IIN :{
IIN =
IOUT =
ICT6 + IBT6 + IBT5 = ICT6 +2IB
ICT5 + IBT4 = ICT5 + IB
(2.31)
In order to get IOUT = IIN , it is necessary that:
IBT6 + IBT5 = IBT4 (2.32)
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Base currents can be written as a function of collector current and current gain β , i.e. IB = f (Ic,β ) =
IC
β . If we










Current mirror T6-T5 force ICT5 ≃ ICT6 , so to compensate the errors due to base currents it is necessary that the
collector currents satisfy the following equation:
ICT4 = 2ICT6 (2.34)
In order to reach the purpose it is possible to change the area of base-emitter junction of T0 and T3 setting
AeT3 = 2AeT0 .
This architecture of PTAT stage suffers from current mismatch also after balancing base currents. Mirror
current ratio between T2 and T1 differs from 1 because of Early Effect: collector’s voltage of T1 is different from







Figure 2.23: Mismatch collector currents T1-T2
It is possible to evaluate the precision of the PTAT voltage of this architecture: in fact, it is possible to compare
the PTAT voltages generated by the third architecture and the PTAT voltage generated by the second architecture
with an ideal PTAT voltage generated by Matlab. referring to fig. (2.20) “third Vptat” rappresents the PTAT
voltage generated by the third achitecture, “second Vptat” rappresents the PTAT voltage generated by the second
architecture, while “ideal Vptat” rappresents the PTAT voltage generated by Matlab.
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Figure 2.24: Comparison of different PTAT voltage
Figure 2.25: Comparison of the derivate of PTAT voltage
Fig. (2.24) and fig. (2.25) show that the PTAT voltage generated by the second architecture is always closer to
the ideal PTAT voltage. Fig. (2.21) shows that real PTAT voltage rises up very quickly if T > 120°C: this is due to the leakage.
In order to improve mirror ratio, a more complicated structure can be used fig. 2.26:
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Figure 2.26: Third solution to avoid Early Effect






Figure 2.27: Mismatch collector currents T1-T2 will reduce
However this is not a good solution because headroom is the tradeoff: VCCmin = 2VBE +VCE instead of VCCmin =
VBE +VCE (fig. 2.14 and fig. 2.17. Moreover current consumption increases and it is very difficult compensate all
errors due to base currents.
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2.3.5 Real PTAT stage with MOSFET
In the previous section a PTAT schematic realized with BJT has been identified. It has been illustrated that the base
currents give an error and in order to improve the precision of PTAT stage their effect has been mitigated. referring
to 2.17, after balancing their effect, ideally it should be ICT9 = ICT3 + ICT2 .
Instead, a perfect balancing of base currents is impossible and in practise ICT9 6= ICT3 + ICT2 , as shows the
following figure:
Figure 2.28: Mismatch base currents after optimization of feedback transitors
The base currents limit the precision of the PTAT stage: in order to improve precision of PTAT stage it is
ncessary to eliminate them. For this reason a new PTAT stage has to be designed: the current mirrors has to
be realized with mosfet. Furthermore it is necessary to degenerate emitters’ mosfet with a resistance in order to
improve the matching.
Figure 2.29: PTAT stage realized with mosfet
Using mosfet to implement current mirrors and to implement the feedback transistor, it isn’t necessary to
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compensate parasitic currents because mosfet M3, M2 and M9 don’t inject currents.
Figure 2.30: Mismatch collector currents ICM3and ICM2
Figure 2.31: Mismatch drain currents IDT1and IDT0
Currents mismatch are reduced and the precision of PTAT stage is improved by using mosfet. In the PTAT
fedback loop there are already three BJT: their base currents can be considered as a disturb injected in the loop and
so they are weakened by loop gain.
2.3.6 The source degeneration
Matching is the statistical study of the differences in the electrical parameters between identically designed compo-
nents placed at a small distance in an identical enviroment and used with the same bias conditions. It is fundamental
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to study the matching properties of transistors, because mismatch can seriously affect the performance of analog
CMOS integrated circuits.
Mosfet that have identical dimensions and operating at equal current densities do not operate at identical gate-
source voltages: the difference in gate-source voltage is called offset voltage.
The source degeneration can be used in order to improve the matching of transitors: this technique transfers
part of matching sensitivity from transistors to resistors. The source degeneration improves the overall matching of
the circuit and increase the output resistance of mosfet:
Figure 2.32: Current mirror with source degeneration
















It is possible to evaluate the sensitivity functions of eq. 2.37 and of eq. 2.38. The sensitivity function S lets to







referring to fig. 2.32 gm2
gm3
≃ 1. In order to analyze the effect of mismatch it is possible to write gm2 = kgm3 where










It is possibile to evaluate the sensitivity functions in order to correlate the variation of the current gain Iout
Iin
with
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In order to improve the matching it is necessary to reduce the sensitivity function: a great value of Re reduces the
dependence of S2 from the variations of k. It is possible to run a Monte Carlo Analysis (analyzing only mismatch),
in order to evaluate the effect of Re on current gain.
Figure 2.33: Current gain Iout
Iin
of fig. 2.32 if Re = 0
Figure 2.34: Current gain Iout
Iin
of fig. 2.32 if Re 6= 0
It is possible to observe that the source-resistance reduces the “spread” (i.e. the amplitude dispersion of PTAT
voltage). If source resistance is used in order to improve the matching, headroom is the tradeoff: Re has to be
choosen in order to minimize the drop voltage across it. At room temperature PTAT current is 1µA and gm of
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mosfet is about 10−5S. In order to maximize the denominator of (2.43) and in order to minimize the drop voltage
ReIPTAT , a good value for source resistance Re is Re = 100KΩ.
2.3.7 Dominant pole compensation of PTAT stage
In order to guarantee the asymptotic stability of PTAT stage we must have a loop gain with a positive gain margin
and a positive phase margin. Gain margin and phase margin are indexes of stability for a feedback system, though
often only phase margin is used rather than both. If T is the gain loop of a feedback linear system, the phase margin
is the difference between ∠T (ω0dB) and −180°, ω0dB is the pulse at which |T | has unity gain, gain margin is the
difference between unity gain and |T (ω180°) |, where ω180° is the pulse at which the loop gain phase ∠T is −180°
fig.2.35.
Figure 2.35: Gain margin and phase margin
Note that a target phase margin of 60° is desiderable in a feedback amplifier design as a tradeoff between loop
stability and settling time in the transient response. Typically the minum acceptable phase is 45°.
Compensation is a means for controlling the location of poles. The most simple means to guarantee stability of
feedack linear system is the dominant pole compensation: a pole is placed at an appropriate low frequency of the
gain loop |T |. This pole has to reduce the gain loop to one (0dB) at a frequency close to or just below the location
of the next highest pole The lowest frequency pole is calloed the dominant pole because it dominates the effect of
all of the higher frequency poles.
Dominant pole compensation can be implemented for general purpose by adding an integrating capacitance:
this capacitor creates a pole that is set at a frequency low enough to reduce the gain to one before the frequency of
the first non dominant pole..
Though simple and effective, dominant pole compensation has two drawbacks:
• it reduces the bandwidth of the amplier, thereby reducing avaiable open loop gain at higher frequencies. This
reduces the amount of feedback avaiable at higher frequency;
• it reduces system’s slew rate. This reduction results from the time the current takes for driving the com-
pensated stage to charge the compensationg capacitor. The result is the inability of the system to follow
accurately rapidly changin signals.
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The Miller compensation, in order to implement the dominat-pole compensation, results in the phenomenon of
pole splitting. This results in the lowest frequency pole of the uncompensated amplifier “moving” to an even lower
frequency to become the dominant pole, and the higher-frequency pole of the uncompensated amplifier “moving”
to a higher frequency.
It is possible to analyze PTAT feedback loop in order to get the gain loop:
Figure 2.36: Gain loop of PTAT stage before compensation
PTAT loop has already a dominant pole gain loop and a positive phase margin about 31°C. However this phase
margin is too small, to guarantee the asymptotic stability. Now the PTAT stage has only “ideal” components: par-
asitic components as parasitic capacitors or parasitic resitors of the layout are not present. The parasitic capacitors
may cause a further reduction of the phase margin so it is better to have a bigger phase margin (PM ∼ 75°).
Analysing PTAT feedback loop fig. 2.29 it is possible to identify node B as a high impedance node:
Rin = r0M2//r0T0 (2.44)
where r0M2 is the drain resistance of M2 abd r0T0 is the collector resistance of T0. It is also possible to evaluate
the capacitance of node B:
Cin =Cds2+Cdb2+Cµ0+Cgd2+Av9Cgd9 (2.45)
Av9 is the voltage gain between gate and drain of M9 Av9 =
gm9r09Rload
r09(1+gm9Re)+Re+Rload
≃ gm9Rload1+gm9Re ≃ 0.106
Av0is reduced by M9 emitter’s degeneration and by M9 collector’s resistance Rload is a low impedance.





In order to improve phase margin it is necessary to split at a lowest frequency the dominant pole and so it is
necessary to boost Cin.
It is useless place a capacitor between the gate and the drain of M9 because Av < 1. It is better place a capacitor
Cad j between the gate of M9 and ground. A resistor Rad j can also be added in series to Cad jin order to create e zero
with negative real part to improve phase margin around 1MHz to improve phase margin. Choosing Cad j = 1pF
and Rad j = 160KΩ, dominant pole is around fd p = 1KHz. In this way the phase margin is 85°, the gain margin is
14.854dB and the bandwidth of 374KHz.
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Figure 2.37: PTAT loop gain after dominant pole compensation
Bandgap voltage generator needs to be stable in a wide range of temperature: it is necessary for PTAT loop to
be asymptotic stable both at low temperatures and high temperatures. PTAT gain margin and phase margin has to
be evaluated at three different temperatures (−40°C, 27°C, 160°C) with a Montecarlo Analysis:
Figure 2.38: Phase margin and Gain margin of PTAT loop at −40°C
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Figure 2.39: Phase margin and Gain margin of PTAT loop at 27°C
Figure 2.40: Phase margin and Gain margin of PTAT loop at 160°C
2.4 CTAT stage
2.4.1 Ideal schematic
The second brick to build of the first-order compensated bandgap voltage reference is the CTAT stage (“Comple-
mentary to absolute temperature”). A CTAT dependance of voltage is always used in conjunction with curvature
correction schematic for first-order or second-order compensation. The core of CTAT stage is a VBE : the CTAT
component is generated by forcing a base-emitter voltage (diode) across a resistor and by mirroring the current
flowing through the resistor elsewhere in the circuit. The bias current of CTAT stage should be PTAT in nature, in
order to mitigate the nonlinear effects of the logarithmic component of VBE . In order to implement the circuit of
fig. 2.41 it is necessary to design a feedback loop for regulating the correct bias point: IPTAT = ICT3 .
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Figure 2.41: CTAT current generator
In order to force the correct bias point a feedback loop has to be implemented with mosfet fig. 2.42. In this
way IPTAT = ICT3 . The circuit starts to regulate when gate-source voltage of M5 will exceed the threshold voltage
VT HM5 = 1V .
It is possible to analyze the qualitative behaviour of PTAT loop by applying a small AC signal to the circuit.
This small AC signal is superimposed on the bias point. In this way it is possible to evaluate the effect of a small
signal perturbation iptat on the loop superimposed to the large signal IPTAT (i.e. Iptat = IPTAT + iptat).
If iptat > icT3 the error current ie = iptat − icT3 > 0 will pull-up the gate of M5 (n-mos). In this way the collector
current of M5 (icM5)will increase. Then this current will be mirrored by a current-mirror to the base of T3, so base
current of T3 (ibTT3), its vbe and its collector current icT3will increase, pulling-down the gate of M5.
If iptat < icT3 the error current ie = iptat − icT3 < 0 will pull-down the gate of M5 (n-mos). Gate voltage of M5
and its collector current will decrease. icM5 will be mirrored by a current-mirror to the base of T3, so ibTT3 , vbeT3 and
icT3will decrease.
Figure 2.42: Ideal CTAT current generator with feedback loop
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In order to evaluate the features of CTAT stage it is possible to implement fig.2.41 with an ideal CTAT stage
using ideal current mirrors. The eq. 2.2 can be used in order to get the correct value of eq. 2.11 RCTAT = 468kΩ.
A loop has been realized, in order to force a PTAT current through the base-emitter jucntion of T3. In the next
section the loop will be stabilized with a dominant pole compensation like PTAT stage.
Figure 2.43: Ideal CTAT stage
2.4.2 Real schematic
Current mirrors realized with mosfet are better than current mirror realized with BJT, and so it is better to use
mosfet to implement current mirror of CTAT stage. In this way it is possible to improve the precision of the stage.
Moreover the emitter degeneration is usefull to reduce the mismatch.
Figure 2.44: Real CTAT stage
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Figure 2.45: Current mismatch between M7 and M6
Figure 2.46: Current mismatch between M4 and M8
In real schematic transistor M4 doesn’t exist, because PTAT current is directly mirrored from PTAT stage. It
is however interesting to observe that there is a mismatch between the current of M4 and the current of M8. The
mosfet are used to implement current mirrors in order to have an accurate mirror ratio in CTAT stage and in PTAT
stage. In order to get bandgap output voltage it is necessary to sum PTAT current and CTAT current: in this way the
currents have to be mirrored out the currents and it is also necessary to find a solution to avoid this loss of precision.
2.4.3 Dominant pole compensation of CTAT loop
As we have done for PTAT stage we will compensate CTAT stage to have a CTAT stage with a dominant pole loop
gain. referring the circuit of fig. 2.47 we can evaluate the loop gain with a stability analysis of Cadence:
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Figure 2.47: Real CTAT stage
Figure 2.48: CTAT loop gain without dominant pole compensation
CTAT gain loop, without compensation, compared to PTAT loop has a negative phase margin and so CTAT
feedback loop isn’t asymptotic stable. The goal is getting a phase margin of about 75°C and a positive gain margin
in order to guaratee the asymptotic stability of the system at all temperatures also with layout parasitic elements.
referring to fig. 2.47 we can identify two nodes:
• node C: this is a high impedance node. The impedance RC of this node is given by parallel of collector
resistance of T3, r03, and the series of drain resistance of M8, r08 and its emitter resistance. While the
capacitance of the node is given byCC =Cd8+Cµ3+Cgs5+Cgd5AC. AC = gm5(Re+ 1gm6 ) rappresents Miller’s
gain between gate-drain of M5 but it isn’t very big because the impedance of M6 is a low impedance.
• node D: this is a high capacitance node. The capacitance of this node is given by the capacitance between
base-collector of T3 Cµ3 multiplied by Miller’s gain AD = gm3 (Re + r08). While the impedance of the node
is given by the parallel between RCTAT and the resistance rpi3 (differential resistance between base-emitter of
T3).
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Theese nodes create the dominant pole and the first non dominant pole. The goal is getting a dominant pole loop
gain and so it is necessary to find the lowest frequency pole and add a capacitor for getting a stable gain loop.
referring to fig. 2.48 a pole is at f = 2.88KHz.




≃ 31KHz fpD = 12piRDCD ≃ 3KHz (2.47)
Dominant pole is created by node D. In order to get a stable loop we can shift at lower frequency (∼ 100Hz)
fpB by adding a capacitance Ccomp = 1pF between base and collector of T3 so Miller’s Effect will boost its value.
A nulling resistor Rcomp = 1gm3 = 66KΩ can also be added to eliminate the zero with real positive part.
Figure 2.49: CTAT loop gain with dominant pole compensation
The pahse margin and gain margin has to be evaluated with a Montecarlo Analysis at three different tempera-
tures: −40°C, 27°C and 180°C.
Figure 2.50: Phase margin and Gain margin of CTAT feddback loop at −40°C
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Figure 2.51: Phase margin and Gain margin of CTAT feddback loop at 27°C
Figure 2.52: Phase margin and Gain margin of CTAT feddback loop at 160°C
2.5 First-order compensated bandgap output voltage
2.5.1 Evaluation of output voltage
It is possible to use a resistance to sum the accurate current generated in order to get the output voltage as reported
in 2.9. The goal is to get VBG = 800mV and so it is necessary to choose an output resistance to shift up the voltage
until the correct value has been found. Choosing ROUT = 340KΩ bandgap output voltage becomes VBG= 800mV.
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Figure 2.53: VPTAT , VCTAT and VBG
2.5.2 Transient response with VDD steps
A transient analysis can be used in order to evaluate the step response of first-order bandgap reference. Transient
analysis has been run at three different temperatures: low temperature (−40°C), room temperaure (27°C) and high
temperature (160°C).
In this way the transient response of the circuit has also been verified at the typical conditions. Power supply
has been ramped up to the final value for this purpose (trise = 1ns) . The corresponding settling of VBG is shown
in fig. 2.54, 2.55 and 2.56. VBG has been observed to settle down to its final value without any oscillations as Vdd
ramps up in 1ns.
Figure 2.54: Step response of the first-order compensated voltage bandgap generator at T =−40°C
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Figure 2.55: Step response of the first-order compensated voltage bandgap generator at T = 27°C
Figure 2.56: Step response of the first-order compensated voltage bandgap generator at T = 160°C




The first-order compensated bandgap, obtained in the previous chapter, has a residual error in the order of 2.5mV .
This error is due to the non-compensated non-linear part. The precision of the bandgap structure can be improved
using also a curvature correction of the non-linear part. In addition to canceling the first-order terms, curvature
corrected bandgap references attempt to approximately cancel the non-linear component of base emitter voltage
(diode). The curvature-correcting component of a high-order bandgap reference can also be effectively generated
through the use of different temperature-dependent currents and a diode voltage loop. The classical method for
doing such compensation is through the addition of a non-linear PTAT term to the output voltage relation of the
first-order bandgap reference. The non-linear PTAT term has logarithmic behaviour: the idea is to eliminate the
negative temperature dependence of the logarithmic term in VBE with a positive non-linear term.
Base emitter voltage can be written as in [12]:
VBE =VG0−BT −C f (T ) (3.1)
where VG0 (extrapolated diode voltage at 0°K), B and C are temperature-independent constants, while T is the
absolute temperature. First-order references sum a positive linear temperature-dependent voltage to a base-emitter
voltage to eliminate the effects of temperature linear dependence. The goal of a high-order bandgap references
is to sum a temperature-dependent voltage exhibiting both a positive linear and a positive non-linear temperature
dependance:
VBG =VBE(T )+Vx(T ) =VBE(T )+DT +E f2(T )≃VG0 (3.2)
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3.2 Ideal Diode Loop
A particular technique used to get E f2(T ) is to generate a non linear correction current. The circuit realization is
illustrated in 3.1
Figure 3.1: Diode-loop curvature ideal topology
Nonlinear current component INL is defined by different temperature-dependent currents and by a transistor


















where ICONST is a current whose temperature dependance is dominated also by the temperature coefficient of
the resistors used in the circuit. Output voltage VBG can be written as:
VBG = RLOAD(IPTAT + ICTAT + INL) (3.4)
































In order to get an accurate high-order compensation, at T = TR = 338°K (reference temperature), the linear part






















Moreover, in order to get a perfect cancellation, it is necessary that:

















Therefore it is necessary that the arguments of the two logarithms are the same and than exploit the property
of logarithm ln(1) = 0 in order to check if the compensation has been done correctly. At T = TR the following














Eq. 3.9 is satisfied only if at T = TR the following equation is satisfied:
2IPTAT = INL + Iconst (3.10)
Eq. 3.10can be simply checked by observing the voltage across RNL. In fact, when 2IPTAT = INL+ IPTAT + ICTAT
, the voltage drop across RNL is zero, (i.e. VNL = 0).



















if equations 3.9, 3.10 and 3.11 are satisfied.
In order to study step by step the non-linear compensation, it is usefull an ideal schematic with ideal current
mirror, realized with CCCS:
Figure 3.2: Ideal Diode Loop
where RPTAT = 60KΩ and Q = ln
AeT0
AeT1
= ln10= 2.30. In PTAT current has the value of 1µA at room tempera-
ture.
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The analysis of first-order has shown that base currents may cause errors and loss of precision: in order to avoid
these negative effects, it is possible to use ideal “operational amplifier” (E1 and E2 realized with E-gain Cadence
block) to deliver the base currents of T4 and T3.








= 0 to get an accurate compensation. Icosnt
is given by the sum of IPTAT and ICTAT , but to satisfied the equation it is necessary to change the mirror ratio with




PTAT . The equation has a recursive nature, so it is impossibile
to solve it analytically. The accuracy of our tuning process can be evaluated by the observation of drop voltage
across RNL. If the gain of current mirrors is chosen correctly, voltage drop across RNL (i.e. VNL) will be zero at
T = TR = 338°K. Moreover if RNL changes, output voltage “rotates” around T = TR = 338°K.
Using an ideal circuit, it is possible to find the following values in order to satisfy all the equations:










Figure 3.3: Output voltage
Figure 3.4: Non linear voltage VNL across RNL
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Figure 3.5: Changing RNL output voltage “rotates” around T = TR
3.3 Evaluation of current mismatch
3.3.1 Output currents mirrored
The PTAT current and the CTAT current are generated with great accuracy by using mosfet in order to eliminate
the errors due to base currents of BJT. However in order to get the badgap output voltage, it is necessary to mirror
PTAT current and CTAT current with great precision and sum them through an output resistance. It is possible to
evaluate the mirror ratio using real current mirrors. Referring to fig. 3.6







fig. 3.21 and fig. 3.8 can be evaluated by Cadence:
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Collector current of M14 and collector current of M6 have a mismatch of 13÷14 nA (room temperature), while
collector current of M9 and collector current of M3 have a mismatch of 15÷16 nA (room temperature). The error
in mirrored currents is about 1.3%÷1.6%.
3.3.2 Currents mirrored to generate Iconst
Voltage drop across RNL is zero at T = TR. However if equations 3.13 are not statisfied, the value of TR changes. In
other words, if I∗PTAT and I
∗
CTAT are bad mirrored the temperature T
′
R, at which drop voltage across RNL is zero, is
different from TR = 338°K.
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Figure 3.9: Wrong compensation temperature
It is fundamental that the currents are mirrored with the correct ratio. It is interesting to evaluate how the PTAT
current and the CTAT current are mirrored by real current mirrors and if the relations about current eq. 3.13 are
really satisfied. Referring to fig. 3.10
Figure 3.10: Evaluation of real mirror ratio in Iconst generation
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voltage-mode output is charachterized by the sum of temperature-dependent
voltages
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Collector current of M10 and collector current of M6 have a mismatch of 6÷ 12 nA (room temperature), i.e.
the current is mirrored by M10-M6 with an error of 0.6%÷1.2%.
Collector collector current of M11 and collector current of M3 have a mismatch of 5÷6 nA (room temperature),
i.e. the current is mirrored by M11-M3 with an error of 0.77%÷0.92%.
Collector collector current of M12 and collector current of M6 have a mismatch of 6÷12 nA (room tempera-
ture), i.e. the current is mirrored by M12-M6 with an error of 0.6%÷1.2%.
3.4 Improving current mirrors
Current mismatches are introduced by mosfet current mirrors. When the mosfet work in saturation region their









It is possible to decribe the current gain of a current mirror, realized with two mosfet M1 and M2, as:
However when the mosfet work in saturation region their current isn’t constant, as predicted by eq. 3.14, but









where λ is a technlogical parameter.
This effect is known as channel lenght modulation. This appens because if VDS increases, the reverse voltage
of Drain-Substrate junction increases too. Increasing the reverse voltage, space charge region increases and moves
pinch-off point toward source. Consequently the channel drecreases in size and there is a reduction of its resistance.
However the drop voltage through drain and source remains constant and the current in the channel increases.
































r0 represents the output resistance of transitor. Ideally if λ= 0 r0 = ∞ and IDS doesn’t depend on VDS. However
r0 alway has a finite value. For reducing the dependence of IDS from VDS it is necessary to improve the output
resistance of current mirror.
It is possible to calculate λ ,by evaluating IDS = f (VGS,VDS,λ ) with a parametric analysis:
Figure 3.14: Circuit used to evaluate IDS = f (VGS,VDS,λ )
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In this technology λ is not a costant parameter and it depends also by bias point
(
−0.169V−1 ≤ λ ≤−0.131V−1
)
.
Figure 3.15: IDS = f (VGS,VDS,λ )
For a given gate-source voltage eq. 3.15 can be written as:
IDS = mVDS +q (3.17)








2. Using a matlab script it is possbile to find the
coefficients (m and q) of a polynomial P(X) of degree N = 1 (i.e. a trendline) that fits IDS best in a least-squares
sense.





Figure 3.16: Rectification of IDS = f (VGS,VDS,λ ) with a trendline
In order to reduce the dipendence of IDS from VDS it is necessary to improve r0: for this purpose it is possible
to use cascode current mirrors. The cascode is a two-stage amplifier composed of a transconductance amplifier
(common source) followed by a current buffer (common gate).
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Figure 3.17: Cascode
Compared to a single amplifier stage, this combination has a high output impedance:
Zout = r0M1 + r0M0 +gmM0r0M0r0M1 ≃ gmM0r0M0r0M1 (3.19)
Cascode is a good solution to improve the precision of the mirrors. Figures 3.21, 3.22, 3.23, 3.24, 3.25,
compare the mismatch between collector currents of mosfet before using cascode and after using cascode. The
current mismatch without using cascode is represented with a green line. However using cascode current mirrors
headroom is the tradeoff: minimum voltage supply increases. Moreover it is necessary to find a solution to generate
the bias voltage VA fig. 3.19.
In order to generate voltage VA it is necessary to pay attention to the drain voltage of M18 and M19: the drain
voltage of these transitors is our bandgap output voltage. Mosfet have to be in saturation region to work correctly,
i.e. for each of them |VDS| ≥ |VGS−VT H |and VS >VBG = 800mV . It is possible to use a simple a simple first-order
voltage reference in order to generate the correct bias for cascode:
Figure 3.18: Bias for cascode
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Referring to fig. 3.19, it is possible to write:
RAIPTATmax +VBET5min −VGDM8 = RAIPTATmax +VBETmin5 − (VGSM8 −VDSM8)≥ 800mV (3.20)
Eq. 3.20 can be written by adding ±VT H :
RAIPTATmax +VBET5min −VGSM8 +VDSM8 +VT H −VT H = RAIPTATmax +VBET5min −VOVM8 +VDS−VT H ≥ 800mV (3.21)
where VOVM8 =VGSM8 −VT H
In order to be in saturation region, VGS and VDS have to satisfied the following equation:
VDSM8 ≥VGSM8 −VT H (3.22)
Choosing VDSM8 =VGSM8 −VT H , i.e. VDSM8 =VOVM8 eq. 3.21 yields a negative value for RA:
RA ≥
800mV −VBET5min +VT H
IPTATmax
(3.23)
It is possible to use only a BJT to generate VA. However it is better to add a resistance because:
• VA becomes th output voltage of a first-order bandgap reference and it becomes flatter than the simple VBET5 ;
• VA = VBET5 +RAIPTAT lets to improve the mirror ratio of M10-M6, M11-M3, M12-M6, M13-M6, M14-M3
because they will have very similar drain voltages.
The chosen value is RA = 1MΩ. This value lets to improve the mirror ratio of the current mirrors, however head-
room is the tradeoff:
VDDmin = ReIPTATmin +VDS +RAIPTATmin +VBEmax ≃ 2V +VDS (3.24)
Figure 3.19: Nonlinear-order without base currents
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Figure 3.20: Output bandgap voltage
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3.5 Effects of base currents
Base currents are considered a parasitic elemement and a particular circuit has been used to avoid its effects. Is is
possible to remove the ideal amplifier (realized with Cadence E-grain block) and evaluate the loss of precision due
to the presence of these parasitic currents.
Figure 3.26: Real second-order compensated bandgap voltage reference
Figure 3.27: Output voltage Non linear voltage VNL across RNL
By analyzing KVL T1-T0-RPTAT :






The collector current of T0 and T1 can be written as:
ICT0 = ICT1 = IET0 − IBT0 = IPTAT − IBT0 (3.26)
The feedback loop of PTAT stage impose that ICT0 = IDM4 = IPTAT − IBT0 : the error due to base current is
mirrored to the CTAT stage, to the nonlinear stage and to the output stage.
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The collector current of T3 is:
ICT3 = IPTAT − IBT0 (3.27)
instead of ICT3 = IPTAT .
The drain current of M11 and M16 is:
IDM11 = IDM16 = 0.65(IPTAT − IBT0) (3.28)
The drain current of M15 is:
IDM15 = INL + ICTAT + IBT3 (3.29)
IDM15 is mirrored at output stage of bandgap reference.





CTAT −IBT4 = INL+0.65(IPTAT −IBT0)+ICTAT +IBT3−IBT4 = INL+ICONST −0.65IBT0+IBT3−IBT4
(3.30)
If δIB = IBT3 − IBT4 the collector current of T4 becomes:
ICT4 = INL + ICONST −0.65IBT0 +δIB (3.31)

















INL + ICONST −0.65IBT0 +δIB
)
(3.32)
In this way the bandgap output voltage VBG = RLOAD(IPTAT + ICTAT + INL)can be calculated considering also








































INL + ICONST −0.65IBT0 +δIB
)
+RLOAD∆IB (3.34)
In this way it is possible to reduce the effect of base currents of T3 and T4.
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Figure 3.28: Base current of T0
Figure 3.29: Base current of T3
3.6 Stabilization of non-linear order bandgap reference: dominant pole compen-
sation
It is fundamental that the precise nonlinear-order voltage reference is stable, like the first-order voltage reference of
the previous chapter. It is possible to guarantee the asymptotic stability with a dominat pole gain loop with a phase
margin of 75° for PTAT stage and CTAT stage at all the temperatures.
PTAT stage of first-order babgap reference and PTAT stage of diode loop are the same: the capacitor and
the resistance used to stabilize first-order PTAT loop can be used also to stabilize the non-linear PTAT loop. If
Cad j = 1pF and Rad j = 160kΩ are chosen, there is a dominant pole around fd p = 1kHz, a phase margin of 85° a
gain margin of 14.854dB and a bandwidth of 374kHz.
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Figure 3.30: PTAT loop gain after dominant pole compensation
Using these values for Cad j and Rad j PTAT loop is stable at all temperatures.
CTAT stage of Diode Loop is a bit different from CTAT stage of first-order, because of the non-linear stage. It
is possible to analyze CTAT stage with a Cadence stb analysis:
Figure 3.31: CTAT loop gain before dominant pole compensation
CTAT gain loop, without compensation, has a negative phase margin and so CTAT feedback loop is not asymp-
totic stable. A phase margin of 50° is obtained by using the same value to compensate the CTAT stage of the
first-order bandgap voltage reference (Ccomp = 1pF and Rcomp = 66KΩ).
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Figure 3.32: Phase margin of CTAT loop using Ccomp = 1pF and Rcomp = 66KΩ
A phase margin of ∼ 75° and a positive gain margin guaratee the asymptotic stability of the system at all
temperatures also with layout parasitic elements. Referring to fig.3.26, it is possible to identify the frequency of








≃ 6.25KHz fnd p = 12piRnd pCnd p ≃ 1.724MHz (3.35)
where:






Cd p =Cµ3gm3 [(Re + r08)//r0T3 ]




In order to get a higher phase margin, it is necessary to split dominant pole at lowest frequency. Using a
capacitor Ccomp = 6pF between base and collector of T3 (so Miller’s Effect will boost its value) and a nulling
resistor Rcomp = 1gm3 = 27.624KΩ (to eliminate the zero with real positive part) loop gain has 79° of phase margin
and 19.23dB of gain margin .
Figure 3.33: CTAT loop gain after dominant pole compensation
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Using a Montecarlo Analysis, it is possible to evaluate gain margin and phase margin of CTAT loop at three
different temperatures, to verify the asymptotic stability of the loop.
Figure 3.34: Phase margin and Gain margin of CTAT feddback loop at −40°C
Figure 3.35: Phase margin and Gain margin of CTAT feddback loop at 27°C
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Figure 3.36: Phase margin and Gain margin of CTAT feddback loop at 160°C
3.6.1 Transient response with VDD steps
A transient analysis can be used in order to evaluate the step response of nonlinear-order bandgap reference. Tran-
sient analysis has been run at three different temperatures: low temperature (−40°C), room temperature (27°C)
and high temperature (160°C).
In this way the transient response of the circuit has also been verified at the typical conditions. Power supply
has been ramped up to the final value for this purpose (trise = 1ns) . The corresponding settling of VBG is shown
in fig. 3.37, 2.55 and 3.39. VBG has been observed to settle down to its final value without any oscillations as Vdd
ramps up in 1ns.
Figure 3.37: Step response of the first-order compensated voltage bandgap generator at T =−40°C
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Figure 3.38: Step response of the first-order compensated voltage bandgap generator at T = 27°C
Figure 3.39: Step response of the first-order compensated voltage bandgap generator at T = 160°C
Chapter 4
TRIMMING NETWORKS
4.1 Analysis of Process-Induced Errors
Integrated references suffer from practical nonidealities associated with the fabbrication process in any technol-
ogy. These parasitic effects can degrade the accuracy of the most well-designed bandgap reference; they manifest
themselves in the form of current mirror mismatches, resitor tolerance, resistor temperature coefficient (TC), resitor
mismatches, Early Voltage, transistor mismatches, package shifts and input voltages offset.
Some of these errors are systematic and effectively predicted by the simulator, like TC and Early Voltage.
However device mismatches, tolerance and package effects are random in nature and they will therefore vary
from chip to chip and from wafer to wafer. Consequently, the robustness of a particular design depends on its
susceptibility to process and package effects.
It is possible to analyze the effects of process and mismatch and to their impact on the accuracy of PTAT current
and base-emitter voltage generation. In the following analysis of the effects of process and mismatch, IPTAT and





BE , as the same quantities generate by real circuit (i.e. considering one or more effects of mismatch and
errors). IPTAT and VBE are the two fundamental bricks of all bandgap voltage reference: if process and mismatch
change them, also output voltage, compensation temperature TR, current consumption will change.
4.1.1 Current mirror mismatch
referring to fig. 3.26, a mismatch in the current flowing through the collectors of transistors T1 and T0 affects the
base-emitter voltage as well as the PTAT current. It is possible to quantify the mismatch of the mirror:
ICT1 = ICT0 (1+δM) (4.1)
where δM is the percent current mismatch between the collector currents in transistor T1 and T0. This mismatch
involves the base-emitter voltage as well as the PTAT voltage term.
Effect of current mirror mismatch on PTAT stage:
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The final approximation is true only if δM and
δM
lnQ are much less than 1.
Effect of current mirror mismatch on CTAT stage:

















The mismatch between VBET3 and V
′
BET3
can be quantify as Vt
δM




























Effect of current mirror mismatch on Output stage:





































The area ratio between T1 and T0 has also some errors. These errors (δNPN) manifest themseves by yielding an
effective gain-ratio of (1+δNPN)Q. The effective current gain between T1 and T0 is (1+δNPN)Q.

























Effect of transistor mismatch on CTAT stage:
The mismatch between the two transitors changes PTAT current and this effect cause a mismatch also in base-





























Effect of transistor mismatch on Output stage:
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4.1.3 Early Voltage
Early voltage affects the reference by altering PTAT current. Conseguently, the base-emitter voltage relationship is
also affected as well as PTAT term of the reference.
Effect of Early Voltage on PTAT stage:








































































are much less than 1.
Effect of Early Voltage on CTAT stage:




































Effect of Early Voltage on Output stage:




















4.1.4 Resistor process dependency
Process may cause a resistor inaccuracy (δR) in order of 10%-20%. This inaccuracy affects directly all the current
reference and all the current consumption of the circuit, since the current is derived from a voltage accross a
resistance.
Effect of Resistor mismatch on PTAT stage:
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Effect of Resistor mismatch on CTAT stage:
























Effect of Resistor mismatchon Output stage:


























4.1.5 Resistors temperature coefficient
The temperature coefficient (TC) of the resistors also affects the temperature-drift performance of the reference.
Resistors RPTAT , RCTAT and RLOAD should be made of the same material, so they will have the same TC.








The parasitic effects due to the TC of resistor RPTAT , however, affect the reference. The behaviour of a realistic
resistor can be decribed by the following equation:






where A and B are the linear and quadratic temperature coefficients, R(T ) is resistance’s value at a temperature
T, R(TR) is the resistance at room temperature.
4.1.6 Package-shift effects
The process of packaging a reference circuit induces variations on the output voltage. The mechanical stresses
superimposed may alter the characteristics of the p-n junctions, which are the fundamental brick of all the reference
circuit. Ceramic pakages, instead of plastic pakages, don’t cause significant stresses.
4.1.7 Threshold Voltage Mismatch







the dominant sources of mismatching between MOS transitors. These random differences have a normal distribu-
tion with zero mean and their deviation depends on device area.
The threshold voltage of a mosfet may be expressed as:




where ΦMS is the gate-semiconductor work function difference, ΦB is Fermi potential in the bulk, C is the gate
oxide capacitance per unit area, QB is the depletion charge density, QF is the fixed oxide charge density and DI is
the threshold adjust implant iones. The standard deviation of VT H may be determined if it is possible to evaluate the
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standard deviations of the various terms of 4.19: these terms are shaped as independent gaussian random variables

















where L and W are the dimentions of the channel of mosfet, Wd is the depletion layer width, NA is the substrate
doping and Aox is the variance in oxide thickness and permittivity.






























where µ is the channel mobility. It is possible to express the variance of K in terms of the variances of µ , C, W
and L, which are shaped as independent gaussian random variables with zero means and their standard deviation
depends on the device area. It is necessary to know the factor that affect the mobility, to determine its variance. At
room temperature and a moderate gate bias the electron mobility is mainly governed by scattering due to interface





















The variance of K can be expressed as follows:
4.1.9 Solutions implemented against mismatch effects
In previous chapter two simple solutions have been shown to contrast the effectc of mismatch:
• Cascode current mirrors: these structure let increase the output resistance of the current mirror. In this way it
is possible to mitigate Early Effects, i.e. the dependance of the collector current IC by voltage drop between
drain and source VDS.
• Degeneration of mosfet emitters: using an emitter resitance (emitter degeneration) it is possible to improve
matching of transitors.
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4.1.10 Monte Carlo Analysis
The effects of process and mismatch can be evaluated running a Monte Carlo Analysis in Cadence. This kind
of analysis refers to “statistic blocks”, where statistical distributions and correlations of netlist parameters are
specified. For each iteration of Monte Carlo Analysis (200 runs), new pseudo-random values are generated for
the specified netlist parameters and the list of analysis are then executed. This analysis becomes therefore a tool
that allows to examine and predict the effects of statistical variations of parameters. The statistical blocks allow to
specify batch-to-batch (process) and per-instance (mismatch) variations for netlist parameters. These statistically-
varying netlist parameters can be referenced by models or instances in the main netlist and may represent IC
manufacturing process variation, or component variations for board-level designs for example.
Figure 4.1: Monte Carlo Analysis of bandgap reference output voltage
Fig. 4.1 represents the “beam” of output voltage after Monte Carlo Analysis. It is possible to evaluate the
output voltage at room temperature 27°C, i.e. the distance between nominal reference (800mV ) and the values at
room temperature af all the runs.
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Figure 4.2: Amplitude spread’s distribution of bandgap output voltageVBG(T = 27°C)-800mV µ¯D = 2.8383×10−4
σD = 5.731×10−3
Process and mismatch cause, compared to nominal run, an incaccuracy of ±17mV . So the expected bandgap
output voltage is (800±17)mV .
The bandgap output voltage is contaminated by leakage for T > 100°C. In fact bandgap output voltage for
T > 100°C rises-up very quickly and this behaviour is due to leakage currents.
In order to avoid this contamination and to evaluate the “real” slope, it is necessary to consider bandgap output
voltage only for T ≤ 100°C. In this way the slope εs is evaluated as the difference εs =VBG(T = 100°C)−VBG(T =
−40°C). In other words the slope of bandgap output voltage (ideally equals to zero) is evaluated between Tmin =
−40°C and Tmax = 100°C.
The difference VBG(T = 100°C)−VBG(T =−40°C) can be calculated for each run of Monte Carlo Analysis in
order to find a distribution of bandgap output voltage slope:
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Figure 4.3: Solpe of bandgap output voltage (nominal run)
Figure 4.4: Slope distribution of bandgap output voltage VBG(T = 100°C)−VBG(T =−40°C) µ¯S = 1.311×10−4V
σS = 2.192×10−3
Process and mismatch, cause an inaccuracy also in the slope of bandgap output voltage: the worst runs have a
slope of εs1 =VBG1(T = 100°C)−VBG1(T =−40°C) =−7mV and εs2 =VBG2(T = 100°C)−VBG2(T =−40°C) =
6mV
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4.1.11 Corner Analysis
The effects of process can be evaluated running a Corner Analysis in Cadence. Usually process variation is treated
as a percentage variation in the performance calculation. Process parameters can be impurity concentration densi-
ties, oxide thickness and diffusion depths. These are caused by non uniform conditions during depositions and/or
during diffusions of the impurities. This introduces variations in the resistances and in the transistor parameters
such as threshold voltage. Process corners are used to investigate the parameter variations.The limited resolution
of the photolithografic process may cause variations in the dimensions of the devices (W/L). Process variations
are due to variations in the manufacture conditions such as temperature, pressure and dopant concentration: there
are variations in the process parameter over the whole chip. This causes, for example, the propagation delay to be
different from production lot to production lot, because a smaller transistor is faster and therefore the propagation
delay is smaller. Process parameters such as threshold voltage, mobility, etc. are different functions of temperature
at different process corners.
Three fundamental corners exist: typical, fast and slow. Fast and slow corners vary different parameters, as for
example carrier mobilities that are higher and lower than normal respectively. Cadence can mix the three corners
for each batch of device in order to get corners combinations.
Figure 4.5: Corner Analysis of bandgap output voltage
It is possible to evaluate the output voltage at room temperature 27°C, i.e. the distance between nominal
reference (800mV ) and the value at room temperatures af all the runs:
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Figure 4.6: Amplitude spread distribution of bandgap output voltage VBG(T = 27°C)-800mV
Bandgap output voltage’s nominal value at T = 27°C is VBG = 800mV , however process may change this value.
Corner Analysis shows that the worst case is VBG = (800+15)mV .
Figure 4.7: Slopes distribution of bandgap output voltage VBG(T = 100°C)−VBG(T =−40°C)
Nominal bandgap output voltage is flat: its slope between Tmin = −40°C and Tmax = 100°C is VBG(T =
100°C)−VBG(T = −40°C) = 695.298µV . However Corner Analysis shows that process may curve bandgap
output voltage: the worst case is VBG(T = 100°C)−VBG(T =−40°C) = 5mV.
Corner Analysis may predict the negative effects of process, however Corner Analysis has not a statistical
distribution, differently from Monte Carlo Analysis. A Corner Analysis can be run in order to evaluate the worst
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case of process, while Monte Carlo Analysis can be run in order to evaluate the statistical distribution of parameters
due to process and mismatch.
4.2 Trimming Techniques
As it has been shown previously, all precision references are subject to random parasitic effects and therefore require
a post-fabrication adjustments (trim). Trimming is similar to fine-tuning, or adjusting, the value of a component.
Trimming is typically use to achieve improvement of offset voltage of an op-amp, of the absolute value of a
reference voltage or a specific delay time in a cascade of logic gates. Trimming techniques aim to make variable
or programmable a component of the circuit: typical trimming networks are comprised of resitors that can be
either short-circuited or open-circuited at room temperature. Trimming parameters are regulated by trimming
words, i.e. binary words. Trimming throughout the temperature range is possible, but the required time is usually
unacceptable for most commercial products. The associated cost and the space in silicon limit the implementation
of trimming. There are two fundamental type of trimming: static trimming and dynamic or functional trimming.
Static trimming, is a means of adjusting the resistor value without power being applied, while dynamic or functional
trimming consists of adjusting a resistor to a specified value while the circuit is under power.
Over the years, trimming techniques have been developed to improve the accuracy of integrated circuits. There
are three basic types of trimming techniques: Zener zap, fusible links and laser trim.
4.2.1 Zener zap
This trimming techniques provides the posssibilitity of short-circuiting two nodes, like two resistor terminal. Zener
diode sets and resistor sets are interconnected in a configuration that allow to cut elements out of a circuit. A current
is forced to flow into the cathode of a small Zener diode to short-circuit both terminals of the diode (breakdown of
p-n junction). Typically this current requires a large voltage drop accross the cathode and anode terminals of the
diode. The large reverse current through the diode dissipates enough localizated power to permanently destroy the
p-n junction. The metal is molten by current flowing resulting in a short-circuit between the anode and the cathode
of the device. Zener zapping is hightly reliable and stable over time. The numer steps are limited because only
incremental and finite resitor elements are either short-circuited or open-circuited.
4.2.2 Fusible links
Link fuse trimming is the process of selecting a desired resistance from a series of increasing resistors shorted
by thin jumper wires. Fuses, unlike Zener-zapping diodes, are normally short-circuited devices capable of being
open-circuited once trimmed. The fuses are typically fabricated with aluminium or polysilicon. Connected to each
end of a fuse are two probe pads. Through these probe pads, a current, in the order of mA, is applied to selected
fuses and so it opens the fuse.
Probe pads are extremely large when compared to the size of the resistor on an IC. Fuses are physically de-
stroyed when a significant amount of current is forced to flow through them, thereby creating an open circuit.
Fusible links are therefore less intrusive than Zener-zapping diodes, wich usually require higher voltage to pro-
gram. Precautionary steps are required to avoid metal regrowth resulting from “on-chip elettromigration”.
4.2.3 Laser-trimmable resistors
Laser trim can also be used to cut metal links already short-circuiting resistor segments. There are two widely used
laser systems:
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• neodymium-doped yttrium aluminum garnet (YAG) crystal laser;
• carbon dioxide (CO2) laser;
In laser trimming a beam is focused, through a series of mirrors and lenses, on the plane of the resistor. The laser
beam then hits the resistor material, energy is absorbed, and the material heats up and vaporizes.
As a result, the resistance of a single resitor is effectively modified. However there aren’t digital bits defining
the range and accuracy of the trim. The equivalent resistance is adjusted to a wide range of values since the laser
redefinites the physical shape of the device. The tradeoff of laser trimming is time and money. The process requires
expensive equipment and considerable time to align and to trim each resistor. Laser trimming is the most effective
and the most power-intrusive method of trimming a resistor. However Zener-zapping diodes and fusible links are
the most economical.
4.3 Trimming options
In order to improve the precision of bandgap voltage reference and to limit the effects of proccess and mismatch,
it is possible to trim some parameters, at room temperature Ttrim = 27°C, using zener-zap. The goals are to reduce
the inaccuracy of the slope and the “spread” of the bandgap output voltage. referring to fig. 4.8, there are four
trimming options.
Figure 4.8: Complete Diode Loop
4.3.1 Description of the Zener zap mechanism
In fig. 4.9 a cross section of a device used to implement the Zener zap is drawn. The cathode is heavily doped
N-material. The anode of the Zener device is created by a moderatately doped P-diffusion.
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Figure 4.9: Bipolar Zener Device







where ε is the permittivity of silicon, NA and ND are the acceptor and donor doping densities of P-materials and
N-materials respectively, q is the charge of an electron and Ecrit is the maximum field that can be impressed accross
the depletion region of the P-N junction without leading avalanche breakdown [Analysis and Design Integrated
circuits].





Eq. 4.26 indicates that the P-material doping will determine the junction breakdown and that a higher doping
will result in a lower breakdown voltage. The power dissipated by the junction at breakdown is given by:
P = BV · I (4.27)
where I is the current conducted accross the junction during breakdown. If there aren’t limits imposed upon
I, the junction will be very rapidily destroyed. However, if I is limited, the power P will cause localized heating
around the area where the current is concentrated. If I is applied for a fixed time, sufficient heating can occur to
cause migration of atoms of the metal interconnect from the cathode terminal to the anode terminal along the path
of breakdown current. This migration manifest itself as a trace of metal (aluminium) embedded in the silicon along
the path of I (near the surface).
The mechanism by which the transport of metal atoms takes place with conducting electrons is kwon as electro-
migration. It occurs in metal lines at high current densities and elevated temperatures and consists of the movement
of metal atoms toward the positive terminal of the conductor. The amount of current required to cause fusing will
vary with the process and the device size. However it is possible to design structures for a given process that will
fuse at low current.
The fusing phenomenon could be divided into two steps:
• the first initial breakdown and heating phase in wich the metal interconnected atoms are mobilized and begin
to flow accross the junction;
• the second phase involves the carrying of a sufficient number of metal atoms to create a low resistance path
through the silicon.
The resistance of a fused Zener diode is in the order of 10Ω.
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4.3.2 First trimming option
Resistance of PTAT stage (RPTAT ) could be trimmed in order to improve slope’s accuracy of bandgap output
voltage. If this resistance changes, the bias of CTAT stage and the bias of M11 changes. This is not a good solution,
in fact a variation in PTAT current will impact on the bias CTAT stage. Moreover, compensation temperature
TR = 65°C of the circuit depends on the current of M11-M16 (I∗PTAT ) and on the current of M13-M18 (I
∗
CTAT ). In
Chapter 4 a tuning process has been used “to centre” the correct compensation temperature: as a result, a particular
current ratio between I∗PTAT/IPTAT and I
∗
CTAT/ICTAT has been found.
Process and mismatch will change the parameters of the circuit and their variation will change also the com-
pensation temperature.
At T = TR voltage drop accross RNL has to be zero; so it is possible to evaluate the statistical distribution of TR,
using a Monte Carlo analysis, by observing the temperature of zero-voltage accross RNL.
Figure 4.10: Statistical distribution of T = TR
However, it is hard to predict how a variation of IPTAT could influence T = TR. The equations we have found in
Chapter 4 have a recursive nature and it is not possible to find an analytical relation that could described a variation
of TR as function of IPTAT .
4.3.3 Second trimming option
It is possible to trim I∗PTAT or I
∗
CTAT in order to reduce the slope inaccuracy of bandgap voltage reference. Trimming
one of these currents, the precision of current gains I∗PTAT/IPTAT or I
∗
CTAT/ICTAT improves; in this way it is possible
to avoid the effects of process and mismatch. Moreover this trimming option reduces also the inaccuracy of tem-
perature compensation TR, getting a very flat bandgap output voltage. The currents through M11-M16 (I∗PTAT ) or
the currents through M13-M18 (I∗CTAT ) can be adjusted in different levels. The current flowing through mosfet can
be regulated with a matrix of switches:
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Figure 4.11: Switches matrix used to trim the current which generates I∗PTAT
This is not a good solution, because it is hard to predict how I∗PTAT and I
∗
CTATwill influence bandgap output
voltage, because, due to the recursive nature of equations, it is impossible to find an analytical relation that could
described a variation of TR as function of I∗PTAT or I
∗
CTAT . Moreover it is necessary to design a bias for the matrix of
switches.
4.3.4 Third trimming option
In order to reduce the inaccuracy of the bandgap output voltages slope, trimming RNL is a good solution. If the
value of RNL changes, the bandgap output voltage “rotates” around the compensation temperature.
Figure 4.12: Changing RNL, the bandgap output voltage will rotate aound T = TR. The yellow line is the nominal
output voltage (RNL = 134KΩ and RLOAD = 344KΩ)
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If R∗NL < 134KΩ, the bandgap output voltage has a PTAT behaviour (like purple line RNL = 132kΩ in fig. 4.12).
If R∗NL > 134KΩ, bandgap output voltage has with a CTAT behaviour (like blue line RNL = 137kΩ in fig. 4.12).
A variation of RNL will not modify the position of compensation temperature T = TR and will not change the
current gain I∗PTAT/IPTAT or the current gain I
∗
CTAT/ICTAT . It is possible to verify this by running a Monte Analysis.
Figure 4.13: Distributions of I∗PTAT/IPTAT ratio at T = 27°C RNL1 = 130kΩ RNL2 = 134kΩ RNL3 = 138kΩ
Figure 4.14: Distributions of I∗CTAT/ICTAT ratio at T = 27°C RNL1 = 130kΩ RNL2 = 134kΩ RNL3 = 138kΩ
It is possible to observe that the statistical distribution of I∗PTAT and I
∗
CTAT is alway the same, although RNL
changes.
4.3.5 Fourth trimming option
Trimming RLOAD is the only solution to reduce the “spread” of bandgap output voltage (i.e. the distance of the
bandgap output voltage from its nominal value). Bandgap output voltage is obtained by the sum of three currents
accross an output resistance RLOAD:
VBG = RLOAD (IPTAT + ICTAT + INL) (4.28)
Eq. 4.28 is a linear equation, so by changing RLOAD it is possible to “shift” up and down bandgap output voltage.
4.4 Trimming Resistances
Two resistors-trimming networks has been implemented in the bandgap voltage reference, in order to limit negative
effects of process and mismatch. The resistors trim are:
• RNL: trimming this resistance, it is possible to change the slope of the bandgap output voltage in order to get
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Figure 4.15: Initial spread of bandgap output voltage’s slope VBG(T = 100°C)−VBG(T = −40°C) µ¯S = 1.311×
10−4V σS = 2.192×10−3
• RLOAD: trimming this resistance it is possible to shift up and down bandgap output voltage in order to reduce
the distribution its initial spread.
Figure 4.16: Output voltage’s distribution VBG(T = 27°C)-800mV µ¯D = 2.8383×10−4 σD = 5.731×10−3
In order to trim a resistance, a wide range of trim is required; it is possible to cascade trim elements and resitors as
shown in fig. 4.17
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Figure 4.17: Cascaded trimming elements
For N trims in a resitor string, N+1 bond pads will be required. If individual pads are provided as shown in fig,
4.17 to independently access any of the trim elements, then all possible combinations of trim could be achieved.
For N trimming elements, there are 2N trim combinations It follows that if the trims are binary weighted (∆R1is











The situation can be summarized as follows: a trim string, fig. 4.17, where the lowest order trimming step is












Minimum amount of silicon space used versus number of trimming bits is a tradeoff. More trimming bits require
more area on silicon. Two trimming networks are designed for RNL:
• first network: N = 3 trimming bits (i.e. 23 = 8 trimming words) are used. referring to fig. 4.15 ∆V ≃ 13mV .
Using this network, the step is ∆V2N−1 =
13mV
23−1 = 1.86mV and the goal is to centre the statistical distribution
between ±1.86mV2 =±0.926mV .
• second network: N = 2 trimming bits (i.e. 22 = 4 trimming words) are used. referring to fig. 4.15
∆V ≃ 13mV . Using this network, the step is ∆V2N−1 =
13mV
22−1 = 4.33mV and the goal is to centre the statisitcal
distribution between ±4.33mV2 =±2.17mV .
It is necessary to find an analytical relation to evaluate ∆R1. Now only two bounds are known:
• upper bound: the smallest resistance has to give a PTAT behaviour to bandgap output voltage: VBG(T =
100°C)−VBG(T =−40°C)≃ 7mV .
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• lower bound: the biggest resistance has to give a CTAT behaviour to bandgap output voltage: VBG(T =
100°C)−VBG(T =−40°C)≃−6mV .
Using the equations described in the previous Chapter, it is possible to observe that if RNL changes, also INL changes.
































It is impossible to find analytically ∆R1 using this equation, however the equation can be made easier: INL is
ignored. The goal is to write the new value of R∗NL as a function of the “desidered slope” of bandgap output voltage
∆V and T :
R∗NL = f (∆V,T ) (4.32)
Eq. 4.31 can be written for two different temperatures T1 =−40°C and T2 = 100°C, using for RNL and RLOAD







































































Now eq. 4.31 can be written for the same temperatures T1 =−40°C and T2 = 100°C, the same RLOAD = 344KΩ,
but an unknown value: R∗NL.
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∆V is the desidered slope. The system of equations 4.35 yields R∗NL =












88 CHAPTER 4. TRIMMING NETWORKS
Figure 4.18: R∗NL = f (∆V,T1,T2)
R∗NL can’t be written as a linear function of ∆V , T1 and T2: this non-linearity will give some errors (voltage step
is not constant).
It is possible to compare the analytical relation R∗NL = f (∆V,T1,T2) with some experimental points achieved by
a Cadence parametric analysis:
Figure 4.19: Comparison between R∗NL = f (∆V,T1,T2) and Cadence values
Analytical model does not fit completely with Cadence values: this is due to the approximation done ignoring
INL in 4.33 and in 4.34. So RNLmin = 105KΩ and RNLmax = 180KΩ.
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∆RNL = RNLmax −RNLmin ≃ 75KΩ (4.36)
∆R1 could be calculated as follows for a trimming network with 23 = 8 trimming words and binary weighted
trims:
∆RNL =△R1+2∆R1+4∆R1 (4.37)
Eq. 4.37 yields△R1 = 11KΩ.
Instead if trimming network has 22 = 4 trimming words:
∆RNL =△R1+2∆R1 (4.38)
Eq. 4.38 yields△R1 = 26KΩ.
Figure 4.20: Trimming network with 8 trimming words R = 52.5KΩ,△R1 = 11KΩ,△R2 = 22KΩ,△R3 = 44KΩ
Figure 4.21: Trimming network with 4 trimming words R = 52.5KΩ,△R1 = 26KΩ,△R2 = 52KΩ
90 CHAPTER 4. TRIMMING NETWORKS
4.4.2 Trimming RLOAD
In order to trim RLOAD, it is also possible to design two networks:
• first network: N = 3 trimming bits (i.e. 23 = 8 trimming words) will be used. referring to fig. 4.15 ∆V ≃
40mV . Using this network, the minimum voltage step is ∆V2N−1 =
40mV
23−1 = 5.71mV and the goal is to centre the
statistical distribution between ± 5.71mV2 =±2.86mV .
• second network: N = 4 trimming bits (i.e. 24 = 16 trimming words) will be used. referring to fig. 4.15
∆V ≃ 40mV . Using this network, the minimum voltage step is ∆V2N−1 =
40mV
24−1 = 2.67mV and the goal is to
centre the statistical distribution between ±2.67mV2 =±1.33mV .
It is necessary to find an analytical relation to evaluate ∆R1. Now only two bounds are known::
• upper bound: the smallest resistance has to shift down bandgap output voltage: ˇVBG(T = 27°C)−800mV ≃
−20mV .
• lower bound: the biggest resistance has to shift up bandgap output voltage: ˆVBG(T = 27°C)− 800mV ≃
+20mV .
The equations described in the previous Chapter can be used to get an analytical relation that describes new values
of R∗LOAD as a function of its known value RLOAD = 344KΩ (nominal value), the temperature T and the desired
bandgap output voltage variation ∆VBG:
R∗LOAD = f (RLOAD,∆VBG,T ) (4.39)
























































































,TR = 338°K, T =
300°K, VBE(TR) = 594.653mV .
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Figure 4.22: R∗LOAD = f (RLOAD,∆VBG,T )
R∗LOAD, unlike R
∗
NL, can be written as a linear function of ∆VBG, T and RLOAD: the minimum voltage trimming
step of RLOAD is constant.
It is possible to compare the analytical relation R∗LOAD = f (RLOAD,∆VBG,T ) with some experimental points
achieved by a Cadence parametric analysis:
Figure 4.23: Comparison between R∗LOAD = f (RLOAD,∆VBG,T ) and Cadence’s values
The model fits with Cadence values.
So RLOADmin = 336KΩ and RLOADmax = 352KΩ.
∆RLOAD = RLOADmax −RLOADmin ≃ 16KΩ (4.43)
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If the trims are binary weighted and the trimming network has 23 = 8 trimming words, ∆R1 can be calculated
as follows:
∆RLOAD =△R1+2∆R1+4∆R1 (4.44)
Eq. 4.44 yields△R1 ≃ 2.5KΩ.
Figure 4.24: Trimming network with 8 trimming words R = 52.5KΩ,△R1 = 2.5KΩ,△R2 = 5KΩ,△R3 = 10KΩ
Instead if the network has 24 = 16 trimming words:
∆RNL =△R1+2∆R1+4△R1+8△R1 (4.45)
Eq. 4.45 yields △R1 = 1.1KΩ. With the used technology the smallest resistance is about Rsmallest = 2.2KΩ
and so△R1 can be realized with the parallel of two Rsmallest .
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Figure 4.25: Trimming network with 16 trimming words R = 52.5KΩ, △R1 = 1.1KΩ, △R2 = 2.2KΩ, △R3 =
4.4KΩ,△R4 = 8.8KΩ
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Chapter 5
TRIMMING VERIFICATION
5.1 Residual curvature of nominal run
The random effects of process and mismatch cause a slope inaccuracy and amplitude spread of bandgap output
voltage. Trimming options let reduce the inaccuracy and the spread using networks with variable resistances.
However, what may occur is that a significant nonlinear systematic errors may be present. The effects of these
errors yields to the “residual curvature”: that is not possible to compensate. The nonlinear compensation is never
perfet and so bandgap output voltage is never completely flat. Trimming networks may shift up and down or rotate
around TR bandgap output voltage, however they can’t reduce this kind of error. If process and mismatch give to
bandgap output voltage a PTAT or a CTAT behaviour, bandgap output voltage can be flattened up to its residual
curvature adjusting RNL.
It is possibile to implement a “rectification algorithm” to investigate the residual curvature. The nominal
bandgap output voltage is drawn in fig. 5.1
Figure 5.1: The nominal bandgap output voltage RPTAT = 60kΩ, RCTAT = 470kΩ, RNL = 134kΩ, RLOAD = 344kΩ
In order to implement correctly the rectification algorithm it is necessary to avoid leakage effects: bandgap
output voltage has to be evaluated between Tmin =−40°C and Tmax = 100°C. Using a MATLAB script it is possbile
to find the coefficients of a polynomial P(X) of degree N = 1 (i.e. a trendline) that fits the bandgap output voltage
best in a least-squares sense. The trendline L to fit the bandgap output voltage is calculated with the coefficients of
P(X) for T ∈ [Tmin,Tmax]. If bandgap output voltage is completly flat L is parallel to the temperature axis (i.e. L is
parallel to the x axis).
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Figure 5.2: Fitting bandgap output voltage with L = mx+q
The residual curvature can be calculated as the difference between bandgap output voltage and L. The residual
curvature is caused by the residual errors like base currents, channel-lenght-modulation effect and the nonlinear-
order compensation. This kind of error cannot be reduced by the designed trimming networks of RNL and RLOAD.
The random effects of mismatch and process will increase this error, but these effects may be mitigated by trimming
networks of RNL and RLOAD.
Figure 5.3: Residual curvature for nominal run of nonlinear-order compesated bandgap voltage reference
It is possible to compare the residual curvature of the nonlinear compensated voltage reference with the residual
curvature of a first order compensated voltage reference, realized with the same technology:
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Figure 5.4: Comparison between residual curvatures of the nonlinear-order compensated voltage reference and a
first-order compensated voltage reference
The residual curvature of first-order bandgap voltage reference can be evaluated between Tmin = −40°C and
Tmax = 160°C because a leakage compensation circuit has been developed for this circuit.
First-order bandgap voltage references compensate the linear component, but does not compensate the non-
linear component of the base-emitter voltage. Instead curvature-corrected bandgap references attempt to approx-
imately cancel the nonlinear component of the diode voltage, in addition to first-order terms cancellation. In this
way the residual curvature of a first-order is bigger than a nonlinear-order.
Nominally, the residual curvature for the first-order is about 6× 10−3V , while for a nonlinear-order is about
7×10−5V .
5.2 Residual curvature of Monte Carlo Analysis
It is possible to use the rectification algorithm to investigate the residual curvature after a Monte Carlo Analysis.
This is useful in order to have informations about the statistical distribution of the residual curvature. Monte Carlo
Analysis predicts the statistical behavior of a circuit when values are varied within tolerance. Running a Monte
Carlo Analysis, it is always necessary to specify the number of runs, i.e. the number of times the selected simulation
profiles will be run. Component parameters with tolerances will be randomly varied for each run. The maximum
number of runs is primarily limited by the amount of available memory.
Each Monte Carlo Analysis has 200 runs. In this way the Analysis guarantees that the results have a good
statistical distribution. Using a Matlab script it is possible to fit each run with a trendline and subtract it from
bandgap output voltage, in order to get the residual curvature. The rectification algorithm proposed is like an ideal
trimming: bandgap output voltage can be flattened if it has a PTAT or a CTAT behaviour. The result is a “beam”: it
rappresents how process and mismatch may change the accuracy of bandgap reference, after trimming.
Moreover, referring to fig. 5.5 and to fig. 5.6, difference between maximum and minimum in each run of the
beam has been calculated in order to rappresent the residual curvature as a statistical distribution.
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Figure 5.5: Evaluation of the residual curvature of a first-order using Monte Carlo Analysis µ = 6.03× 10−3V
var = 4.22×10−8
Figure 5.6: Evaluation of the residual curvature of the nonlinear-order using Monte Carlo Analysis µ = 1.28×
10−4V var = 3.46×10−9
The residual curvature of first-order is about 10−3V , while the residual curvature of non-linear order is about
10−4V . It is possibile to compare the residual curvature of the designed nonlinear-order bandgap voltage reference
with the residual curvature in another nonlinear-order bandgap voltage reference realized with another technology:
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Figure 5.7: Evaluation of the residual curvature of another nonlinear-order using Monte Carlo Analysis µ = 1.28×
10−4V var = 3.46×10−9
referring to fig. 5.6 and to fig. 5.7 the residual curvature has the same order of magnitude 10−4V and the
residual curvature has been calculated in the same range of temperatures. The residual curvature of fig. 5.6 is
narrower than the residual curvature of fig. 5.7. Bandgap voltage reference of fig. 5.6 is less sensitive than 5.7 to
process and mismatch variations.
5.3 Residual curvature of Corner Analysis
Corners define differences due to process inaccuracies, temperature and other parameter variations. It is clear that
simulations that take these differences into considerations will differ one from on other. Process parameters such
as threshold voltage, mobility, etc. are different functions of temperature for each different corner.
Corners that describes differences due to process inaccuracies (such as doping variations) are supplied with
the process kit and usually located in models library. For example the kit can include cornes for fast N-Channel
MOSFET fast P-Channel MOSFET, slow N-Channel MOSFET slow P-Channel MOSFET, fast N-Channel MOS-
FET slow P-Channel MOSFET, slow N-Channel MOSFET fast P-Channel MOSFET, typical N-Channel MOSFET
typical P-Channel MOSFET.
There is also the possibility that corners will describe IC’s behaviour in different temperatures and other param-
eters variations, such as VDD variations. Each corner that will be simulated can contain one technology corner, one
temperature value and one value for every parameter. During corner simulation, all avaiable corners are simulated
and thus influence of parameter variations on IC can be checked.
It is important to perform such simulations, because if a design meets all requirements for all technology
corners avaiable in the kit during simulation stage, the probability that all requirements will be met during chip test
increases.
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Figure 5.8: Evaluation of residual curvature of a first-order using Corner Analysis
Figure 5.9: Evaluation of residual curvature of nonlinear-order using Corner Analysis
Corner Anlysis investigates the effects of process only, while Monte Carlo Analysis can investigate the effects
of process and mismatch: however figures 5.5 and 5.7 (residual curvature evaluated with Monte Carlo) are very
similiar to figures 5.8 and 5.9 respectively (residual curvature evaluated with Corners). In this way it is possible to
presume that the residual curvature depends mainly on process effects.
It is possible to analyze the process-dependent parameters of base-emitter voltage.VBE can be expressed as a
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where q is the electron charge, ni is the concentration of carriers in an intrinsic semiconductor, QB is the total
charge per unit area in base and D˜n =Vt µn =
kBT
q
µn is the diffusion coefficient and it depends on temperature and
on the mobility of carriers µn. In doped material, the mobility of carriers is a hightly dependent process-paramters,
since it depends on the crystal lattice scattering and on the ionized impurity scattering.
5.4 Trimming Algorithm
The trimming networks of RNL and RLOAD have been designed to compensate the random effects of process and
mismatch. Their goal is to reduce the spread of bandgap output voltage and to improve its slope accuracy. In other
words, trimming networks are useful to guarantee a flat and a close to nominal value (800mV ) of the bandgpap
output voltage.
A MATLAB trimming algorithm can be used in order to verify the trimming networks: Cadence, in fact,
doesn’t implement this kind of analysis directly. This algorithm verifies the trimming words using as starting point
a variable number of Monte Carlo Analisis. N matrixes of Monte Carlo Analysis are necessary, where N is the
number of bits used to trim RLOAD. For each RLOAD’s trimming words (i.e for each configuration of trimming bits
of RLOAD) it is necessary to run M Monte Carlo Analysis sets where M is the number of RNL’s trimming words.
Each Monte Carlo Analysis set has 200 runs.
The implemented algorithm (used 3 trimming bits for RNL and 3 trimming bits for RLOAD) can be explained in
three steps:
• first step: it is necessary to choose one of the trimming words of RLOAD. Using this bits configuration, a
Monte Carlo Analysis has to be run for each trimming words of RNL. In this way the result is a matrix of
Monte Carlo Analysis, which collects all the 200 runs for all the values of RNL and for a given value of
RLOAD. Then it is necessary to repeat this sequence for the remaining trimming words of RLOAD. At the end
of this step, 8 matrixes of Monte Carlo Analysis have been collected.
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Figure 5.10: First step of trimming verification algorithm
• second step: for each group of matrixes with given RLOAD trimming word (for example, referring to fig. 5.10,
the group with RLOAD = 111) the difference ∆VBG between VBG(Tmax = 100°C) and VBG(Tmin =−40°C) has
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been calculated, i.e. ∆VBG = VBG(Tmax = 100°C)−VBG(Tmin = −40°C). Tmax = 100°C is choosen instead
of 180°C to avoid the effect of leakage. In this way it is possible to evaluate the difference ∆VBG, for each
trimming words. The goal of RNL trimming network is to minimize the slope, in order to get a flat bandgap
output voltage. The slope ∆VBG can be minimized choosing the correct RNL trimming word for each run.
Figure 5.11: Second step of trimming verification algorithm
• third step: now each run of the 200 runs of the Monte Carlo Analysis matrixes is very flat, because RNL
trimming word to minimize its slope has been choosen. As result, there are 8 matrixes of Monte Carlo
Analysis: each of them has 200 runs and these runs are all parallel. It is possibile to choose the trimming
word of RLOAD, in order to minimize the difference VBG−800mV . As result, each run has its slope minimized
(choosing a particular RNL trimming word) and has minimized its spread from the nominal value (choosing
a particular RLOAD trimming word).
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Figure 5.12: Third step of trimming verification algorithm
Trimming verification algorithm uses Monte Carlo Analysis to verify the trimming words. It is necessary that
the statistical models used by Cadence in Monte Carlo Analysis are always the same, otherwise the algorithm
doesn’t work. For example, the run number x (where x is a number between 1 and 200) has to be the same both
for trimming words RLOAD = 111 RNL = 000 and trimming words RLOAD = 111 RNL = 100. In order to verify the
trimming networks, it is necessary that the trimming word is the only modification in the netlist, i.e. the seed does
not have to change. The seed determines the starting point from the random variables will be generated.
It is quite easy to verify that the seed is always the same, through trimming words change. Referring to the first
step of trimming algoritm, it is possible to analyze a group of matrixes of Monte Carlo with a given RLOAD (for
example the group with RLOAD = 111). If the run number x (where x is random number between 1 and 200) has
always to be geberated from the same seed for each analysis, each run number x differ only for the value of RNL
and so they must have the same compensation temperature. For example, all the run number 1, 2, 3, ... 200 have
the same compensation temperature, however the compensation temperature of run 1 is different from all the other
(the same for the compensation temperature of run number 2, 3, ... 200):
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Figure 5.13: Verification of Monte Carlo seed
5.5 Bandgap output voltage after double trimming
5.5.1 First trimming option
First trimming option aims to use 3 bits to trim RNL and 3 bits to trim RLOAD. The two trimming networks are
used to reduce the amplitude distribution (spread) and the slope distribution of bandgap output voltage. Running
a Monte Carlo Analysis, it is possible to evaluate the untrimmed statistical distribution of bandgap output voltage
slope ∆S = VBG(T = 100°C)−VBG(T = −40°C) and the initial statistical distribution of bandgap output voltage
amplitude ∆A =VBG(T = 27°C)−800mV .
Figure 5.14: Untrimmed statistical distribution of bandgap output voltage’s slope ∆S =VBG(T = 100°C)−VBG(T =
−40°C) µ¯S = 1.311×10−4V σS = 2.192×10−3
N = 3 trimming bits (i.e. 23 = 8 trimming words) are used to trim RNL. referring to fig. 5.14 ∆V ≃ 13mV .
Using this network, the step is ∆V2N−1 =
13mV
23−1 = 1.86mV and the goal is to centre the statistical distribution between
± 1.86mV2 =±0.926mV . In order to have binary weighted trims, the three resistances to trim RNL are: △R1 = 11KΩ,
△R2 = 22KΩ and△R3 = 44KΩ.
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Figure 5.15: Untrimmed statistical distribution of bandgap output voltage’s amplitude ∆A = VBG(T = 27°C)−
800mV µ¯A = 2.8383×10−4V σA = 5.731×10−3
N = 3 trimming bits (i.e. 23 = 8 trimming words) are used to trim RLOAD. referring to fig. 5.15 ∆V ≃ 40mV .
Using this network, our step is ∆V2N−1 =
40mV
23−1 = 5.71mV and the goal is to centre the statistical distribution between
± 5.71mV2 = ±2.86mV . In order to have binary weighted trims, the three resistances to trim RLOAD are: △R1 =
2.5KΩ, △R2 = 5KΩ, △R3 = 10KΩ. Choosing these values, the minimum trimming voltage step becomes 6mV .
The final amplitude distribution has to be centered between ±6.0mV2 =±3.0mV .
Figure 5.16: Bandgap output voltage after double trimming (first trimmig option)
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Figure 5.17: Statistical distribution of ∆S = VBG(T = 100°C)−VBG(T = −40°C) after double trimming µ¯S =
−3.067×10−5V (first trimming option)
Figure 5.18: Statistical distribution of∆A =VBG(T = 27°C)−800mV ater double trimming µ¯A =−2.677×10−4V
(first trimming option)
Fig. 5.17 shows that the distribution is centered between ±1.5mV instead between ±0.926mV . This error is
due to the nonlinear relation VNL = f (INL,RNL). The voltage drop accross RNL isn’t a linear function and so the
binary weighted trims don’t produce a constant trimming voltage steps.
5.5.2 Second trimming option
In this case, N = 2 trimming bits (i.e. 22 = 4 trimming words) are used trim RNL. referring to fig. 5.14 ∆V ≃ 13mV .
Using this network, the step is ∆V2N−1 =
13mV
22−1 = 4.33mV and the goal is to centre the statisitcal distribution between
± 4.33mV2 = ±2.17mV . However, the nolinear relation VNL = f (INL,RNL) will give an error and the resulting slope
distribution will be larger than ±2.17mV . In order to have binary weighted trims, the two resistances to trim RNL
are: △R1 = 26KΩ,△R2 = 52KΩ.
N = 4 trimming bits (i.e. 24 = 16 trimming words) are used to trim RLOAD. referring to fig. 5.15 ∆V ≃ 40mV .
Using this network, minimum voltage step is ∆V2N−1 =
40mV
24−1 = 2.67mV and the goal is to centre the statistical distri-
bution between ± 2.67mV2 = ±1.33mV . In order to have binary weighted trims, the four resistances to trim RLOAD
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are: △R1 = 1.1KΩ,△R2 = 2.2KΩ,△R3 = 4.4KΩ,△R4 = 8.8KΩ. Choosing these values, the minimum trimming
voltage step becomes 3mV . The final amplitude distribution has to be centered between ± 3.0mV2 =±1.5mV .
Figure 5.19: Bandgap output voltage after double trimming (second trimmig option)
Figure 5.20: Statistical distribution of ∆S = VBG(T = 100°C)−VBG(T = −40°C) after double trimming µ¯S =
−4.929×10−6V (second trimming option)
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Figure 5.21: Statistical distribution of∆A =VBG(T = 27°C)−800mV ater double trimming µ¯A =−6.576×10−6V
(second trimming option)
5.5.3 Comparison of trimming options
Fig. 5.19 shows that the second trimming option produces a bandgap output voltage not as flat the first trimming
option. In this way, the statistical distribution ∆A changes if it is evaluated at different temperatures. Instead, the
first trimming option produces a bandgap output voltage flatter (there is one bit more to reduce the slope) and
therefore the statistical distribution ∆A is quite constant at different temperatures.
Figure 5.22: Statistical distributions for first trimming option of ∆A1 =VBG(T1 =−40°C)−800mV µ¯A =−2.190×
10−4V (left) and of ∆A2 =VBG(T2 = 100°C)−800mV ¯µA2 =−2.496×10
−4V (right)
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Figure 5.23: Statistical distributions for first trimming option of ∆A1 = VBG(T1 = −40°C)−800mV µ¯A = 2.450×
10−5V (left) and of ∆A2 =VBG(T2 = 100°C)−800mV ¯µA2 = 1.809×10
−5V (right)
The first trimming option produces a bandgap output voltage with an error margin of ±3mV on amplitude and
of±1.5mV on slope for a temperature range of 140°C (Tmin =−40°C and Tmax = 100°C). Instead second trimming
option produces a bandgap output voltage with an error margin of ±1.5mV on amplitude and of ±3.0mV on slope.
Howerver amplitude margin of error depends on the temperature: at T = −40°C it is ±2.5mV , at T = 27°C it is
±1.5mV and at T = 100°C it is ±2mV
5.6 Residual curvature after double trimming
It is interesting to evaluate how the trimming netwoks influence the residual curvature. The residual curvature can
be calculated with the rectification algorithm using the Monte Carlo Analysis of fig. 5.16 and the Monte Carlo of
fig. 5.19.
Residual curvature should not be changed by trimming newtorks. However, this is true as long as there is a
linear relation between the trimmed parameter and the drop voltage accross it.
referring to fig. 5.5, the first-order bandgap voltage reference has a three bits to trim RPTAT : there is a linear
relation between the trimmed resistance and the drop voltage accross it. In this case, trimming network doesn’t
change the residual curvature.
Figure 5.24: Residual curvature of first-oder voltage reference: before trimming and after trimming
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Instead the residual curvature of nonlinear-order bandgap voltage reference is different after double trimming,
because RNL trimming network does not trims a linear voltage (the voltage accross RNL is the difference of two
base-emitter voltage). Moreover trimming RNL value, the base currents of T3 and T4 will change: in this way will
change the bias of these transistors. Both trimming otions increase the residual curvature, however it remains of





Figure 5.25: Residual curvature of nonlinear-oder bandgap voltage reference (first trimming option): before trim-
ming (left) and after trimming (right)
Figure 5.26: Residual curvature of nonlinear-oder bandgap voltage reference (second trimming option): before
trimming (left) and after trimming (right)
112 CHAPTER 5. TRIMMING VERIFICATION
Chapter 6
CONCLUSIONS
In this thesis, two bandgap output voltage references have been studied. Their accuracy and their asymptotic
stability over the whole temperature range have been analyzed with Cadence simulations. Each stage of the first-
order bandpagp voltage reference and each stage of diode loop topology have been studied and optimized, in order
to improve their accuracy. Using Monte Carlo Analysis and Corner Analysis, the effects of process and mismatch
have been evaluated. In order to avoid these negative effects, two trimming networks have been designed and
compared. A Matlab script has been developed in order to verify the trimming words and to compare the different
behaviour of the trimming networks. The trimming options have shown that they can effectively limit the effects
of process and mismatch, because they can reduce the incaccuracy of slope and the amplitude spread of bandgap
output voltage.
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